

DS0025
Datasheet
40MX and 42MX Automotive FPGA Families



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Contents

1	Revision History	1
1.1	Revision 4.0	1
1.2	Revision 3.0	1
1.3	Version 3.1	1
1.4	Version 3.0	1
2	Introduction	2
2.1	Features	2
2.1.1	High Capacity	2
2.1.2	Ease of Integration	2
2.2	Product Profile	2
2.3	Ordering Information	3
2.4	Plastic Device Resources	4
2.5	Speed Grade and Temperature Grade Matrix	4
3	40MX and 42MX Automotive FPGA Families	1
3.1	General Description	1
3.2	MX Architectural Overview	1
3.2.1	Logic Modules	1
3.2.2	Dual-Port SRAM Modules	3
3.2.3	Routing Structure	4
3.2.4	Clock Networks	4
3.2.5	I/O Modules	6
3.3	Other Architectural Features	6
3.3.1	User Security	6
3.3.2	Programming	6
3.3.3	Power Supply	7
3.3.4	Power-Up/Down	7
3.3.5	Transient Current	7
3.3.6	Test Circuitry and Silicon Explorer II Probe	7
3.3.7	Design Consideration	8
3.3.8	IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry	9
3.3.9	JTAG Mode Activation	11
3.3.10	TRST Pin and TAP Controller Reset	11
3.3.11	Boundary Scan Description Language (BSDL) File	11
3.4	Development Tool Support	11
3.5	Related Documents	12
3.5.1	Application Notes	12
3.5.2	User Guides and Manuals	12
3.5.3	Miscellaneous	12
3.6	5.0 V Operating Conditions	12
3.6.1	Absolute Maximum Ratings	12
3.6.2	Recommended Operating Conditions	13
3.6.3	Electrical Specifications	13
3.7	Power Dissipation	13
3.7.1	General Power Equation	14
3.7.2	Static Power Component	14
3.7.3	Active Power Component	14
3.7.4	Equivalent Capacitance	14
3.7.5	C _{EQ} Values for MX FPGAs	15

3.7.6	Fixed Capacitance Values for MX FPGAs (pF)	16
3.7.7	Determining Average Switching Frequency	16
3.8	Junction Temperature	16
3.9	Package Thermal Characteristics	16
3.10	Timing Information	17
3.11	Parameter Measurement	21
3.12	Sequential Timing Characteristics	21
3.12.1	Decode Module Timing	24
3.12.2	Dual-Port SRAM Timing Waveforms	24
3.13	Predictable Performance: Tight Delay Distributions	26
3.13.1	Timing Characteristics	26
3.13.2	Critical Nets and Typical Nets	26
3.13.3	Long Tracks	26
3.13.4	Timing Derating	26
3.14	Temperature and Voltage Derating Factors	27
3.15	Timing Characteristics	28
3.16	Pin Descriptions	41
4	Package Pin Assignments	1
4.1	PL68	1
4.2	PL84	4
4.3	PQ100	7
4.4	PQ160	11
4.5	VQ80	16
4.6	PQ208	19
4.7	PQ240	26
4.8	VQ100	33
4.9	TQ176	37

Figures

Figure 1	40MX Logic Module	1
Figure 2	42MX C-Module Implementation	2
Figure 3	42MX S-Module Implementation	2
Figure 4	A42MX24 and A42MX36 D-Module Implementation	3
Figure 5	A42MX36 Dual-Port SRAM Block	3
Figure 6	MX Routing Structure	4
Figure 7	Clock Networks of 42MX Devices	5
Figure 8	Quadrant Clock Network of A42MX36 Devices	5
Figure 9	42MX I/O Module	6
Figure 10	Silicon Explorer II Setup with 40MX	8
Figure 11	Silicon Explorer II Setup with 42MX	8
Figure 12	42MX IEEE 1149.1 Boundary Scan Circuitry	9
Figure 13	Device Selection Wizard	11
Figure 14	40MX Timing Model*	17
Figure 15	42MX Timing Model*	18
Figure 16	A42MX36 Timing Model (Logic Functions using Quadrant Clocks)*	19
Figure 17	A42MX36 Timing Model (SRAM Functions)*	20
Figure 18	Output Buffer Delays	21
Figure 19	AC Test Loads	21
Figure 20	Input Buffer Delays	21
Figure 21	Module Delays	22
Figure 22	Flip-Flops and Latches	22
Figure 23	Output Buffer Latches	23
Figure 24	Input Buffer Latches	23
Figure 25	Decode Module Timing	24
Figure 26	SRAM Timing Characteristics	24
Figure 27	42MX SRAM Write Operation	24
Figure 28	42MX SRAM Synchronous Read Operation	25
Figure 29	42MX SRAM Asynchronous Read Operation—Type 1	25
Figure 30	42MX SRAM Asynchronous Read Operation—Type 2	25
Figure 31	42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 125^\circ\text{C}$, $V_{CCA}/V_{CCI} = 4.75\text{ V}$)	27
Figure 32	40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 125^\circ\text{C}$, $V_{CC} = 4.75\text{ V}$)	28

Tables

Table 1	Device Product Profile	2
Table 2	Plastic Device Resources	4
Table 3	Speed Grade and Temperature Grade Matrix	4
Table 4	Voltage Support of Automotive-Grade MX Devices	7
Table 5	Device Configuration Options for Probe Capability	8
Table 6	Test Access Port Descriptions	9
Table 7	Supported BST Public Instructions	10
Table 8	Boundary Scan Pin Configuration and Functionality	11
Table 9	Package Thermal Characteristics	17
Table 10	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 125^\circ\text{C}$, $V_{CCA}/V_{CCI} = 4.75\text{ V}$)	27
Table 11	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 125^\circ\text{C}$, $V_{CC} = 4.75\text{ V}$)	27
Table 12	A40MX02 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$	28
Table 13	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$	30
Table 14	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$	32
Table 15	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$	34
Table 16	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$	36
Table 17	A42MX36 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$	38
Table 18	Configuration of Unused I/Os	41

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Added footnote 2 to [Electrical Specifications](#), page 13.

1.2 Revision 3.0

The following is a summary of the changes in revision 3.0 of this document.

- The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised.
- The [Ordering Information](#), page 3 revised to add a lead-free packaging ordering option (SARs 38327, 38329).
- Package names used in [Product Profile](#), page 2, [Plastic Device Resources](#), page 4, and [Package Pin Assignments](#), page 1 were revised to match standards given in [Package Mechanical Drawings](#) (SAR 34781).
- The [User Security](#), page 6 section was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34667).
- The [Transient Current](#), page 7 is new (SAR 38327).
- The [Development Tool Support](#), page 11 is new (SAR 38481).

1.3 Version 3.1

The following is a summary of the changes in revision 3.0 of this document.

- A note was added to the [Ordering Information](#), page 3.
- Note 1 was added to [Recommended Operating Conditions](#), page 13.

1.4 Version 3.0

The following is a summary of the changes in revision 3.0 of this document.

- The [Speed Grade and Temperature Grade Matrix](#), page 4 is new.
- The [Clock Networks](#), page 4 was updated.
- The [I/O Modules](#), page 6 was updated.
- The [Other Architectural Features](#), page 6 is new.
- The [Development Tool Support](#), page 11 was updated.
- The [Electrical Specifications](#), page 13 was updated.
- The [Junction Temperature](#), page 16 was updated.
- [Table 9](#), page 17 was updated.
- [A](#) and [Figure 15](#), page 18 were updated.
- [Figure 16](#), page 19 was updated.
- [Figure 17](#), page 20 was updated.
- The [Critical Nets and Typical Nets](#), page 26 was updated.
- The [Timing Derating](#), page 26 is new.
- [Table 10](#), page 27 and [Figure 31](#), page 27 were updated.
- [Table 11](#), page 27 and [Figure 32](#), page 28 were updated.
- All timing numbers contained in [Table 12](#), page 28 through [Table 17](#), page 38 were updated.
- The [Pin Descriptions](#), page 41 section was updated.

2 Introduction

2.1 Features

2.1.1 High Capacity

- Single-chip ASIC alternative for automotive applications
- 3,000 to 54,000 system gates
- Up to 2.5 kbits configurable dual-port SRAM
- Fast wide-decode circuitry
- Up to 202 user-programmable I/O pins

2.1.2 Ease of Integration

- Up to 100% resource utilization and 100% pin locking
- Deterministic and user-controllable timing
- Unique in-system diagnostic and verification capability with silicon explorer II
- Low-power consumption
- IEEE Standard 1149.1 (JTAG) boundary scan testing

2.2 Product Profile

The following table list the device resources.


Table 1 • Device Product Profile¹

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM bits						2,560
Logic modules						
Sequential			348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode					24	24
SRAM modules (64 × 4 or 32 × 8)						10
Dedicated flip-flops			348	624	954	1,230
Maximum flip-flops	147	273	516	928	1,410	1,822
Clocks	1	1	2	2	2	6
Maximum user I/Os	57	69	104	140	176	202
Boundary scan test (BST)					Yes	Yes
Packages (by pin count)						
PLCC	PL68	PL84	PL84			
PQFP	PQ100	PQ100	PQ100	PL208	PQ160	PQ208
VQFP	VQ80	VQ80	PQ160	PQ100	PQ208	PQ240
TQFP			VQ100	VQ176		
			TQ176		TQ176	

1. Package definitions: PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack.

Note: While the automotive-grade MX devices are offered in standard speed grade only, the MX family is also offered in commercial, industrial, and military temperature grades with -F, Std, -1, -2, and -3 speed grades. See [DS2136: 40MX and 42MX FPGA Families Datasheet](#) for more details.

2.3 Ordering Information



Note: Automotive grade parts (A grade) devices are tested at room temperature to specifications that have been guard banded based on characterization across the recommended operating conditions. A-grade parts are not tested at extended temperatures. If testing to ensure guaranteed operation at extended temperatures is required, contact your local SoC Products Group Sales office to discuss testing options available: <http://www.microsemi.com/salescontacts>.

2.4 Plastic Device Resources

Table 2 • Plastic Device Resources

Device	User I/Os								
	PL68	PL84	PQ100	PQ160	PQ208	PQ240	VQ80	VQ100	TQ176
A40MX02	57		57				57		
A40MX04		69	69				69		
A42MX09		72	83	101				83	104
A42MX16					140			83	140
A42MX24				125	176				150
A42MX36					176	202			

2.5 Speed Grade and Temperature Grade Matrix

Table 3 • Speed Grade and Temperature Grade Matrix

Application (Temperature Range)	Std
A	✓

Note: See [DS2136: 40MX and 42MX FPGA Families Datasheet](#) for more information about commercial-, industrial-, and military-grade MX offerings.

Contact your local Microsemi SoC Products Group representative for device availability:
<http://www.microsemi.com/salescontacts>.

3 40MX and 42MX Automotive FPGA Families

3.1 General Description

Microsemi's automotive-grade MX families provide a high-performance, single-chip solution for shortening the system design and development cycle, offering a cost-effective alternative to ASICs for in-cabin telematics and automobile interconnect applications. The 40MX and 42MX devices are excellent choices for integrating logic that is currently implemented in multiple PALs, CPLDs, and FPGAs.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45 μm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

The automotive-grade 42MX24 and 42MX36 include system-level features such as IEEE Standard 1149.1 (JTAG) boundary scan testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide datapath manipulation.


3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast and efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed datapath functions such as FIFOs, LIFOs, and scratchpad memory. A42MX24 and A42MX36 also contain wide-decode modules.

3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources, see the following figure.

Figure 1 • 40MX Logic Module




The logic module can implement the four basic logic functions (NAND, AND, OR, and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hardwired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules), and decode (D-modules).


The following figure illustrates the combinatorial logic module.

Figure 2 • 42MX C-Module Implementation




The S-module, shown in the following figure, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

Figure 3 • 42MX S-Module Implementation



Up to 7-Input Function Plus D-Type Flip-Flop with Clear Up to 7-Input Function Plus Latch




Up to 4-Input Function Plus Latch with Clear

Up to 8-Input Function (Same as C-Module)

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures, see the following figure.

Figure 4 • A42MX24 and A42MX36 D-Module Implementation




The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active High or Low assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules, which are arranged in 256-bit blocks and can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in the following figure.

Figure 5 • A42MX36 Dual-Port SRAM Block



The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active High or Low implementation. The SRAM block contains eight data inputs (WD[7:0]) and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks.

3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.


3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in the following figure. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in the following figure.

Figure 6 • MX Routing Structure



3.2.3.3 Antifuse Structures

An antifuse is a normally open structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

3.2.4 Clock Networks


The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 7, page 5):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer

- Internally from the CLKINTB input, using CLKINT buffer

Figure 7 • Clock Networks of 42MX Devices




The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks, see the following figure. Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.


Figure 8 • Quadrant Clock Network of A42MX36 Devices



3.2.5 I/O Modules

The I/O modules provide the interface between the device pins and the logic array. The following is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. See [Antifuse Macro Library Guide](#) for more information. All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

Figure 9 • 42MX I/O Module



Note: *Can be configured as a latch or D flip-flop (using C-Module).

42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control, see the preceding figure. The I/O module can be used to latch input or output data, or both, providing fast setup time. In addition, the Microsemi designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See [Antifuse Macro Library Guide](#) for more details.

Microsemi's designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

3.3 Other Architectural Features

3.3.1 User Security

FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and are designed to prevent unauthorized users from accessing the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs extremely resistive to both invasive and non-invasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

For more information, see [Implementation of Security in Microsemi Antifuse FPGAs](#) application note.

3.3.2 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor II is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor II is designed to allow concurrent programming of multiple units from the same PC.

Silicon Sculptor II programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor II also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor II is as follows:

1. Load the *.AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready for production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more information about programming MX devices, see [Programming Antifuse Devices](#) and [Silicon Sculptor II](#) user guides.

3.3.3 Power Supply

Automotive MX devices are designed to operate in 5.0 V environments. The following table describes the voltage settings of automotive MX devices.

Table 4 • Voltage Support of Automotive-Grade MX Devices

Device	V _{CC}	V _{CCA}	V _{CCI}	Maximum Input Tolerance	Nominal Output Voltage
40MX	5.0 V	–	–	5.25 V	5.0 V
42MX	–	5.0 V	5.0 V	5.25V	5.0 V

3.3.4 Power-Up/Down

When powering up MX devices, V_{CCA} must be greater than or equal to V_{CCI} throughout the power-up sequence. If V_{CCI} exceeds V_{CCA} during power-up, either the input protection junction on the I/Os will be forward-biased or the I/Os will be at logical High, and ICC rises to high levels. During power-down, V_{CCA} must be smaller than or equal to V_{CCI}.

3.3.5 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (V_{CC}). Customers must use a regulator for the V_{CC} supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot. Since the transient current is not due to I/O switching, its value and duration are independent of the V_{CCI}.

3.3.6 Test Circuitry and Silicon Explorer II Probe

MX devices contain probing circuitry that provides built-in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer software, allow users to examine any of the internal nodes of the device while it is operating in a prototyping or a production system. The user can probe an MX device without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle and providing a true representation of the device under actual functional situations.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard serial port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

Silicon Explorer II is used to control the MODE, DCLK, SDI, and SDO pins in MX devices to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the MODE pin is held High.

The following table illustrates the interconnection between Silicon Explorer II and 40MX devices, while the following table illustrates the interconnection between Silicon Explorer II and 42MX devices.

Figure 10 • Silicon Explorer II Setup with 40MX





Figure 11 • Silicon Explorer II Setup with 42MX



To allow for probing capabilities, the security fuses must not be programmed. See [User Security](#), page 6 for the security fuses of 40MX and 42MX devices. The following table summarizes the possible device configurations for probing.

Table 5 • Device Configuration Options for Probe Capability

Security Fuse(s) Programmed	Mode	PRA, PRB ¹	SDI, SDO, DCLK ¹
No	Low	User I/Os ²	User I/Os ²
No	High	Probe Circuit Outputs	Probe Circuit Inputs
Yes		Probe Circuit Secured	Probe Circuit Secured

1. Avoid using SDI, SDO, DCLK, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
2. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. See the [Pin Descriptions](#), page 41 for information on unused I/O pins.

PRA and PRB pins are dual-purpose pins. When the "Reserve Probe Pin" is checked in the Designer software, PRA and PRB pins are reserved as dedicated outputs for probing. If PRA and PRB pins are required as user I/Os to achieve successful layout and "Reserve Probe Pin" is checked, the layout tool will override the option and place user I/Os on PRA and PRB pins.


3.3.7 Design Consideration

It is recommended to use a series 70Ω termination resistor on every probe connector (SDI, SDO, MODE, DCLK, PRA, and PRB). The 70Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.

3.3.8 IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry

Automotive-grade 42MX24 and 42MX36 devices are compatible with IEEE Standard 1149.1 (informally known as Joint Testing Action Group Standard or JTAG), which defines a set of hardware architecture and mechanisms for cost-effective, board-level testing. The basic MX boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers and instruction register, see the following figure.

Figure 12 • 42MX IEEE 1149.1 Boundary Scan Circuitry



This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS) and some optional instructions. The following table describes the ports that control JTAG testing, while [Table 7](#), page 10 describes the test instructions supported by these MX devices.

Table 6 • Test Access Port Descriptions

Port	Description
Test mode select (TMS)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
Test clock input (TCK)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
Test data input (TDI)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
Test data output (TDO)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

Each test section is accessed through the TAP, which has four associated pins: TCK, TDI and TDO, and TMS.

The TAP controller is a four-bit state machine. The 1s and 0s represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

Table 7 • Supported BST Public Instructions

Instruction	IR Code [2:0]	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation.
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. Please refer to the IEEE Standard 1149.1 specification for details.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. Please refer to the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles.

Automotive-grade 42MX24 and 42MX36 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

3.3.9 JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting Tools and then Device Selection. This brings up the Device Selection dialog box as shown in the following figure. The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. The following table explains the pins' behavior in either mode.

Figure 13 • Device Selection Wizard



Table 8 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked
TCK	BST input; must be terminated to logical High or Low to avoid floating.	User I/O
TDI, TMS	BST input; may float or be tied to High. TDI may be tied to TDO of another device.	User I/O
TDO	BST output; may float or be connected to TDI of another device.	User I/O

3.3.10 TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary-scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be High for at least five TCK cycles.

3.3.11 Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction-bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, please refer to *AC278: Microsemi BSDL Files Format Description Application Note*.

BSDL files are grouped into two categories—generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs, or inouts.

Generic files for MX devices are available on the Microsemi SoC Products Group website at <http://www.microsemi.com/products/fpga-soc/design-resources/bsdl-models>.

3.4 Development Tool Support

The automotive-grade MX family of FPGAs is fully supported by Libero® Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim HDL Simulator from Mentor Graphics, and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into the schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence Design Systems.

See www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

3.5 Related Documents

3.5.1 Application Notes

AC278: Microsemi BSDL Files Format Description Application Note

http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=129886

AC225: Programming Antifuse Devices Application Note

http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=129845

AC168: Implementation of Security in Microsemi Antifuse FPGAs Application Note

http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=129847

3.5.2 User Guides and Manuals

Antifuse Macro Library Guide for Software v9.0sp1

www.microsemi.com/soc/documents/libguide_UG.pdf

Silicon Sculptor II

<http://www.microsemi.com/products/fpga-soc/design-resources/programming/discontinued/silicon-sculptor-ii>

3.5.3 Miscellaneous

For more information on Libero IDE, see <http://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-ide#overview>

3.6 5.0 V Operating Conditions

3.6.1 Absolute Maximum Ratings

Note: Stresses that are not specified in this section may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices must not be operated outside the Recommended Operating Conditions.

3.6.1.1 Free Air Temperature Range

Symbol	Parameter	Limits	Unit
$V_{CC}/V_{CCA}/V_{CCI}$	DC supply voltage	–0.5 to 6.5	V
V_I	Input voltage	–0.5 to $V_{CC} + 0.5$	V
V_O	Output voltage	–0.5 to $V_{CC} + 0.5$	V
T_{STG}	Storage temperature	–65 to 150	°C

3.6.2 Recommended Operating Conditions

Parameter	Automotive ¹	Unit
Temperature range ²	–40 to 125	°C
V_{CCI}	4.75 to 5.25	V
V_{CCA}	4.75 to 5.25	V
V_{CC}	4.75 to 5.25	V

1. Automotive grade parts (A grade) devices are tested at room temperature to specifications that have been guard banded based on characterization across the recommended operating conditions. A-grade parts are not tested at extended temperatures. If testing to ensure guaranteed operation at extended temperatures is required, contact your local Microsemi SoC Products Group Sales office to discuss testing options available:
<http://www.microsemi.com/salescontacts>.
2. Ambient temperature (T_A).

3.6.3 Electrical Specifications

Symbol	Parameter	Conditions	Automotive		Unit
			Min.	Max.	
V_{OH}^1	Output high voltage	($I_{OH} = -4$ mA)	3.1		V
V_{OL}^1	Output low voltage	($I_{OL} = 4$ mA)		0.4	V
V_{IL}	Input low voltage			0.6	V
V_{IH}^2	Input high voltage		2.1		V
I_{IL}, I_{IH}	Input leakage current		–20	20	μA
I_{OZ}	Tristate output leakage current		–20	20	μA
t_R, t_F	Input transition time			250	ns
C_{IO}	I/O capacitance			10	pF
I_{CC}^3	Standby current			35	mA
I_{IO}	I/O source sink current	Can be derived from the IBIS model: (http://www.microsemi.com/soc/techdocs/models/ibis.html)			

1. Only one output tested at a time. $V_{CC}/V_{CCI} = \min$.
2. V_{IH} (Min) is 2.4 V for A42MX36 family. This applies only to V_{CCI} of 5 V and is not applicable to V_{CCI} of 3.3 V.
3. All outputs unloaded. All inputs = V_{CC}/V_{CCI} or GND.

3.7 Power Dissipation

3.7.1 General Power Equation

$$P = [ICC_{\text{standby}} + ICC_{\text{active}}] \times V_{CC1} + I_{OL} \times V_{OL} \times N + I_{OH} \times (V_{CC1} - V_{OH}) \times M$$

where:

ICC_{standby} = Current flowing when no inputs or outputs are changing.

ICC_{active} = Current flowing due to CMOS switching.

I_{OL} , I_{OH} = TTL sink/source currents.

V_{OL} , V_{OH} = TTL level output voltages.

N = The number of outputs driving TTL loads to V_{OL} .

M = The number of outputs driving TTL loads to V_{OH} .

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

3.7.2 Static Power Component

Microsemi FPGAs have small static power components that result in power dissipation lower than PALs or CPLDs. By integrating multiple PALs/CPLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power.

The static power dissipation by TTL loads depends on the number of outputs driving High or Low, and on the DC load current. Again, this number is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving Low, and 140 mW with all outputs driving High. The actual dissipation will average somewhere in between, as I/Os switch states with time.

3.7.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$\text{Power } (\mu\text{W}) = C_{EQ} \times V_{CCA}^2 \times F$$

where:

C_{EQ} = Equivalent capacitance expressed in picofarads (pF).

V_{CCA} = Power supply in volts (V).

F = Switching frequency in megahertz (MHz).

3.7.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICC_{active} at a specified frequency and voltage for each circuit component of interest. Measurements are made over a range of frequencies at a fixed value of V_{CC} . Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown in the following section.

3.7.5 C_{EQ} Values for MX FPGAs

Modules (C _{EQM})	3.5
Input Buffers (C _{EQI})	6.9
Output Buffers (C _{EQO})	18.2
Routed Array Clock Buffer Loads (C _{EQCR})	1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = V_{CCA}^2 * [(m * C_{EQM} * f_m)_{\text{Modules}} + (n * C_{EQI} * f_n)_{\text{Inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{Outputs}} + 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed_Clk1}} + (r_1 * f_{q1})_{\text{routed_Clk1}} + 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed_Clk2}} + (r_2 * f_{q2})_{\text{routed_Clk2}}]$$

Where:

m	=	Number of logic modules switching at frequency f _m
n	=	Number of input buffers switching at frequency f _n
p	=	Number of output buffers switching at frequency f _p
q ₁	=	Number of clock loads on the first routed array clock
q ₂	=	Number of clock loads on the second routed array clock
r ₁	=	Fixed capacitance due to first routed array clock
r ₂	=	Fixed capacitance due to second routed array clock
C _{EQM}	=	Equivalent capacitance of logic modules in pF
C _{EQI}	=	Equivalent capacitance of input buffers in pF
C _{EQO}	=	Equivalent capacitance of output buffers in pF
C _{EQCR}	=	Equivalent capacitance of routed array clock in pF
C _L	=	Output load capacitance in pF
f _m	=	Average logic module switching rate in MHz
f _n	=	Average input buffer switching rate in MHz
f _p	=	Average output buffer switching rate in MHz
f _{q1}	=	Average first routed array clock rate in MHz
f _{q2}	=	Average second routed array clock rate in MHz

3.7.6 Fixed Capacitance Values for MX FPGAs (pF)

Device Type	r1, routed_Clk1	r2, routed_Clk2
A40MX02	41.4	N/A
A40MX04	68.6	N/A
A42MX09	118	118
A42MX16	165	165
A42MX24	185	185
A42MX36	220	220

3.7.7 Determining Average Switching Frequency

To determine the switching frequency for a design, the data input values to the circuit must be clearly understood. The following guidelines represent worst-case scenarios; these can be used to generally predict the upper limits of power dissipation.

Logic modules (m)	=	80% of combinatorial modules
Inputs switching (n)	=	# of inputs/4
Outputs switching (p)	=	# of outputs/4
First routed array clock loads (q ₁)	=	40% of sequential modules
Second routed array clock loads (q ₂)	=	40% of sequential modules
Load capacitance (C _L)	=	35 pF
Average logic module switching rate (f _m)	=	F/10
Average input switching rate (f _n)	=	F/5
Average output switching rate (f _p)	=	F/10
Average first routed array clock rate (f _{q1})	=	F
Average second routed array clock rate (f _{q2})	=	F/2

3.8 Junction Temperature

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction temperature} = \Delta T + T_a \quad (1)$$

Where:

T_a = Ambient temperature

ΔT = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} \times P$$

P = Power

θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the [Package Thermal Characteristics](#), page 16.

3.9 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{JC}, and the junction-to-ambient air characteristic is θ_{JA}. The thermal characteristics for θ_{JA} are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQFP 160-pin package at automotive temperature is:


$$\frac{\text{Max. junction temp. (°C)} - \text{Max. automotive temp.}}{\theta_{JA} \text{ (°C/W)}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{26.2^{\circ}\text{C/W}} = 0.95\text{ W}$$

Table 9 • Package Thermal Characteristics


Plastic Packages	Pin Count	θ_{JC}	θ_{JA}			Unit
			Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	
Plastic quad flat pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic quad flat pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic quad flat pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic quad flat pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic leaded chip carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic leaded chip carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin plastic quad flat pack	176	11.0	24.7	19.9	18.0	°C/W
Very thin plastic quad flat pack	80	12.0	38.2	31.9	29.4	°C/W
Very thin plastic quad flat pack	100	10.0	35.3	29.4	27.1	°C/W

3.10 Timing Information

Figure 14 • 40MX Timing Model*




Note: * Values are shown for 40MX at worst-case 5.0 V automotive conditions.

Figure 15 • 42MX Timing Model*

Note: *Values are shown for A42MX09 at worst-case 5.0 V automotive conditions.


† Input module predicted routing delay.

Figure 16 • A42MX36 Timing Model (Logic Functions using Quadrant Clocks)*


Note: * Values are shown for A42MX36 at worst-case 5.0 V automotive conditions.

† Load-dependent.

Figure 17 • A42MX36 Timing Model (SRAM Functions)*
Input Delays



Note: * Values are shown for A42MX36 at worst-case 5.0 V automotive conditions.

3.11 Parameter Measurement

Figure 18 • Output Buffer Delays





Figure 19 • AC Test Loads



3.12 Sequential Timing Characteristics

Figure 20 • Input Buffer Delays








Figure 21 • Module Delays**Figure 22 • Flip-Flops and Latches**

Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 23 • Output Buffer Latches**Figure 24 • Input Buffer Latches**

3.12.1 Decode Module Timing

Figure 25 • Decode Module Timing






Figure 26 • SRAM Timing Characteristics




3.12.2 Dual-Port SRAM Timing Waveforms

Figure 27 • 42MX SRAM Write Operation




Note: Identical timing for falling edge clock.

Figure 28 • 42MX SRAM Synchronous Read Operation


Note: Identical timing for falling edge clock.

Figure 29 • 42MX SRAM Asynchronous Read Operation—Type 1

(Read Address Controlled)

**Figure 30 • 42MX SRAM Asynchronous Read Operation—Type 2**

(Write Address Controlled)



3.13 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 μ lithography, offer nominal levels of 100 Ω resistance and 7.0 femtofarad (fF) capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

3.13.1 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Timer tool in the Designer software or by performing simulation with post-layout delays.

3.13.2 Critical Nets and Typical Nets

Propagation delays in this datasheet apply to typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

3.13.3 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO = 8) routing delays, see [Timing Information](#), page 17.

3.13.4 Timing Derating


MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

3.14 Temperature and Voltage Derating Factors

Table 10 • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 125^\circ\text{C}$, $V_{CCA}/V_{CCI} = 4.75\text{ V}$)

42MX Voltage	Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
4.75	0.66	0.67	0.74	0.78	0.89	0.91	1.00
5.00	0.64	0.65	0.72	0.75	0.87	0.89	0.97
5.25	0.62	0.64	0.70	0.73	0.84	0.86	0.94


Figure 31 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 125^\circ\text{C}$, $V_{CCA}/V_{CCI} = 4.75\text{ V}$)



Note: This derating factor applies to all routing and propagation delays.

Table 11 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 125^\circ\text{C}$, $V_{CC} = 4.75\text{ V}$)

40MX Voltage	Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
4.75	0.62	0.64	0.71	0.75	0.86	0.90	1.00
5.00	0.60	0.62	0.69	0.73	0.84	0.88	0.97
5.25	0.58	0.60	0.67	0.71	0.82	0.85	0.94

Figure 32 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 125^\circ\text{C}$, $V_{CC} = 4.75\text{ V}$)

Note: This derating factor applies to all routing and propagation delays.

3.15 Timing Characteristics

The timing numbers in the datasheet represent sample timing characteristics of the devices. See the Timer tool in the Designer software for design-specific timing information.

Table 12 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CC} = 4.75\text{ V}$, $T_J = 125^\circ\text{C}$

Parameter	Description	Std. Speed		Unit
		Minimum	Maximum	
Logic Module Propagation Delays ¹				
T _{PD1}	Single module		2.2	ns
T _{PD2}	Dual-module macros		4.7	ns
T _{CO}	Sequential Clock-to-Q		2.2	ns
T _{GO}	Latch G-to-Q		2.2	ns
T _{RS}	Flip-flop (Latch) Reset-to-Q		2.2	ns
Logic Module Predicted Routing Delays ¹				
T _{RD1}	FO = 1 routing delay		2.3	ns
T _{RD2}	FO = 2 routing delay		3.2	ns
T _{RD3}	FO = 3 routing delay		4.2	ns
T _{RD4}	FO = 4 routing delay		5.1	ns
T _{RD8}	FO = 8 routing delay		8.8	ns
Logic Module Sequential Timing ²				
T _{SUD}	Flip-flop (Latch) data input set-up	5.4		ns
T _{HD} ³	Flip-flop (Latch) data input hold	0.0		ns
T _{SUENA}	Flip-flop (Latch) enable set-up	5.4		ns
T _{HENA}	Flip-flop (Latch) enable hold	0.0		ns
T _{WCLKA}	Flip-flop (Latch) clock active pulse	5.8		ns
T _{WASYN}	Flip-flop (Latch)	5.8		ns

Table 12 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CC} = 4.75\text{ V}$, $T_J = 125\text{ °C}$ (continued)

Parameter	Description	Std. Speed		
		Minimum	Maximum	Unit
T _A	Flip-flop clock input period	8.7		ns
F _{MAX}	Flip-flop (Latch) clock frequency		116	MHz
Input Module Propagation Delays				
T _{INYH}	Pad-to-Y High		1.3	ns
T _{INYL}	Pad-to-Y Low		1.2	ns
Input Module Predicted Routing Delays ¹				
T _{IRD1}	FO = 1 routing delay		3.7	ns
T _{IRD2}	FO = 2 routing delay		4.6	ns
T _{IRD3}	FO = 3 routing delay		5.6	ns
T _{IRD4}	FO = 4 routing delay		6.5	ns
T _{IRD8}	FO = 8 routing delay		10.2	ns
Global Clock Networks				
T _{CKH}	Input Low to High	FO = 16	8.1	ns
		FO = 128	8.1	ns
T _{CKL}	Input High to Low	FO = 16	8.6	ns
		FO = 128	8.6	ns
T _{PWH}	Minimum pulse width High	FO = 16	3.9	ns
		FO = 128	4.2	ns
T _{PWL}	Minimum pulse width Low	FO = 16	3.9	ns
		FO = 128	4.2	ns
T _{CKSW}	Maximum skew	FO = 16	0.7	ns
		FO = 128	0.9	ns
T _P	Minimum period	FO = 16	8.3	ns
		FO = 128	8.7	ns
F _{MAX}	Maximum frequency	FO = 16	120	MHz
		FO = 128	116	MHz
TTL Output Module Timing ⁴				
T _{DLH}	Data-to-pad High		5.9	ns
T _{DHL}	Data-to-pad Low		7.1	ns
T _{ENZH}	Enable pad Z to High		6.7	ns
T _{ENZL}	Enable pad Z to Low		8.3	ns
T _{ENHZ}	Enable pad High to Z		14.1	ns
T _{ENLZ}	Enable pad Low to Z		10.4	ns
D _{TLH}	Delta Low to High		0.03	ns/pF
D _{THL}	Delta High to Low		0.05	ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters must be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.
4. *Delays based on 35 pF loading.*

Table 13 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75$ V, $T_J = 125$ °C

Parameter	Description	Std. Speed		
		Minimum	Maximum	Unit
Logic Module Propagation Delays ¹				
T _{PD1}	Single module		2.2	ns
T _{PD2}	Dual-module macros		4.7	ns
T _{CO}	Sequential Clock-to-Q		2.2	ns
T _{GO}	Latch G-to-Q		2.2	ns
T _{RS}	Flip-flop (Latch) Reset-to-Q		2.2	ns
Logic Module Predicted Routing Delays ¹				
T _{RD1}	FO = 1 routing delay		2.4	ns
T _{RD2}	FO = 2 routing delay		3.4	ns
T _{RD3}	FO = 3 routing delay		4.3	ns
T _{RD4}	FO = 4 routing delay		5.2	ns
T _{RD8}	FO = 8 routing delay		9.0	ns
Logic Module Sequential Timing ²				
T _{SUD}	Flip-flop (Latch) data input set-up	5.4		ns
T _{HD} ³	Flip-flop (Latch) data input hold	0.0		ns
T _{SUENA}	Flip-flop (Latch) enable set-up	5.4		ns
T _{HENA}	Flip-flop (Latch) enable hold	0.0		ns
T _{WCLKA}	Flip-flop (Latch) clock active pulse	5.8		ns
T _{WASYN}	Flip-flop (Latch)	5.8		ns
T _A	Flip-flop clock input period	8.7		ns
F _{MAX}	Flip-flop (Latch) clock frequency		116	MHz
Input Module Propagation Delays				
T _{INYH}	Pad-to-Y High		1.3	ns
T _{INYL}	Pad-to-Y Low		1.2	ns
Input Module Predicted Routing Delays ¹				
T _{IRD1}	FO = 1 routing delay		3.7	ns
T _{IRD2}	FO = 2 routing delay		4.6	ns
T _{IRD3}	FO = 3 routing delay		5.6	ns
T _{IRD4}	FO = 4 routing delay		6.5	ns
T _{IRD8}	FO = 8 routing delay		10.2	ns
Global Clock Network				
T _{CKH}	Input Low to High	FO = 16	8.2	ns

Table 13 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75\text{ V}$, $T_J = 125\text{ }^{\circ}\text{C}$ (continued)

Parameter	Description		Std. Speed		
			Minimum	Maximum	Unit
T _{CKL}	Input High to Low	FO = 128		8.2	ns
		FO = 16		8.7	ns
		FO = 128		8.7	ns
T _{PWH}	Minimum pulse width High	FO = 16	3.9		ns
		FO = 128	4.2		ns
T _{PWL}	Minimum pulse width Low	FO = 16	3.9		ns
		FO = 128	4.2		ns
T _{CKSW}	Maximum skew	FO = 16		0.7	ns
		FO = 128		0.9	ns
T _P	Minimum period	FO = 16	8.3		ns
		FO = 128	8.7		ns
F _{MAX}	Maximum frequency	FO = 16		120	MHz
		FO = 128		116	MHz
TTL Output Module Timing ⁴					
T _{DLH}	Data-to-pad High			5.9	ns
T _{DHL}	Data-to-pad Low			7.1	ns
T _{ENZH}	Enable pad Z to High			6.7	ns
T _{ENZL}	Enable pad Z to Low			8.3	ns
T _{ENHZ}	Enable pad High to Z			14.1	ns
T _{ENLZ}	Enable pad Low to Z			10.4	ns
D _{TLH}	Delta Low to High			0.03	ns/pF
D _{THL}	Delta High to Low			0.05	ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters must be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Setup times assume a fanout of three. Further testing information can be obtained from the Timer tool.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.
4. Delays based on 35 pF loading.

Table 14 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75$ V, $T_J = 125$ °C

Symbol	Description	Std. Speed		
		Minimum	Maximum	Unit
Logic Module Propagation Delays ¹				
T _{PD1}	Single module		2.0	ns
T _{CO}	Sequential Clock-to-Q		2.1	ns
T _{GO}	Latch G-to-Q		2.0	ns
T _{RS}	Flip-flop (Latch) Reset-to-Q		2.4	ns
Logic Module Predicted Routing Delays ²				
T _{RD1}	FO = 1 routing delay		1.1	ns
T _{RD2}	FO = 2 routing delay		1.6	ns
T _{RD3}	FO = 3 routing delay		1.9	ns
T _{RD4}	FO = 4 routing delay		2.2	ns
T _{RD8}	FO = 8 routing delay		3.8	ns
Logic Module Sequential Timing ^{3, 4}				
T _{SUD}	Flip-flop (Latch) data input set-up	0.4		ns
T _{HD}	Flip-flop (Latch) data input hold	0.0		ns
T _{SUENA}	Flip-flop (Latch) enable set-up	0.6		ns
T _{HENA}	Flip-flop (Latch) enable hold	0.0		ns
T _{WCLKA}	Flip-flop (Latch) clock active pulse width	4.8		ns
T _{WASYN}	Flip-flop (Latch) asynchronous pulse width	6.3		ns
T _A	Flip-flop clock input period	4.8		ns
T _{INH}	Input buffer latch hold	0.0		ns
T _{INSU}	Input buffer latch set-up	0.4		ns
T _{OUTH}	Output buffer latch hold	0.0		ns
T _{OUTSU}	Output buffer latch set-up	0.4		ns
F _{MAX}	Flip-flop (Latch) clock frequency		174	MHz
Input Module Propagation Delays				
T _{INYH}	Pad-to-Y High		1.8	ns
T _{INYL}	Pad-to-Y Low		1.3	ns
T _{INGH}	G to Y High		2.1	ns
T _{INGL}	G to Y Low		2.1	ns
Input Module Predicted Routing Delays ²				
T _{IRD1}	FO = 1 routing delay		3.4	ns
T _{IRD2}	FO = 2 routing delay		3.8	ns
T _{IRD3}	FO = 3 routing delay		4.2	ns
T _{IRD4}	FO = 4 routing delay		4.6	ns
T _{IRD8}	FO = 8 routing delay		6.2	ns
Global Clock Network				

Table 14 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125\text{ }^{\circ}\text{C}$

			Std. Speed		Unit
			Minimum	Maximum	
T _{CKH}	Input low to High	FO = 32		4.0	ns
		FO = 256		4.5	ns
T _{CKL}	Input High to Low	FO = 32		5.8	ns
		FO = 256		6.4	ns
T _{PWH}	Minimum pulse width High	FO = 32	2.0		ns
		FO = 256	2.2		ns
T _{PWL}	Minimum pulse width Low	FO = 32	2.0		ns
		FO = 256	2.2		ns
T _{CKSW}	Maximum skew	FO = 32		0.6	ns
		FO = 256		0.6	ns
T _{SUEXT}	Input latch external setup	FO = 32	0.0		ns
		FO = 256	0.0		ns
T _{HEXT}	Input latch external hold	FO = 32	3.9		ns
		FO = 256	4.4		ns
T _P	Minimum period	FO = 32	5.3		ns
		FO = 256	5.8		ns
F _{MAX}	Maximum frequency	FO = 32		192	MHz
		FO = 256		174	MHz
TTL Output Module Timing ⁵					
T _{DLH}	Data-to-pad High			4.0	ns
T _{DHL}	Data-to-pad Low			4.8	ns
T _{ENZH}	Enable pad Z to High			4.4	ns
T _{ENZL}	Enable pad Z to Low			4.8	ns
T _{ENHZ}	Enable pad High to Z			8.2	ns
T _{ENLZ}	Enable pad Low to Z			8.9	ns
T _{GLH}	G-to-pad High			4.3	ns
T _{GHL}	G-to-pad Low			4.3	ns
T _{LSU}	I/O latch set-up		0.8		ns
T _{LH}	I/O latch hold		0.0		ns
T _{LCO}	I/O latch Clock-to-Out (Pad-to-Pad), 64 clock loading			8.6	ns
T _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 clock loading			12.2	ns
D _{TLH}	Capacity loading, Low To High			0.04	ns/pF
D _{THL}	Capacity loading, High To Low			0.06	ns/pF

1. For dual-module macros, use $T_{PD1} + T_{RD1} + T_{PDN}$, $T_{CO} + T_{RD1} + T_{PDN}$, or $T_{PD1} + T_{RD1} + T_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters must be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 15 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75$ V, $T_J = 125$ °C

Symbol	Description	Std. Speed		
		Minimum	Maximum	Unit
Logic Module Propagation Delays ¹				
T _{PD1}	Single module		2.2	ns
T _{CO}	Sequential Clock-to-Q		2.4	ns
T _{GO}	Latch G-to-Q		2.2	ns
T _{RS}	Flip-flop (Latch) Reset-to-Q		2.6	ns
Logic Module Predicted Routing Delays ²				
T _{RD1}	FO = 1 routing delay		1.3	ns
T _{RD2}	FO = 2 routing delay		1.7	ns
T _{RD3}	FO = 3 routing delay		2.1	ns
T _{RD4}	FO = 4 routing delay		2.6	ns
T _{RD8}	FO = 8 routing delay		4.3	ns
Logic Module Sequential Timing ^{3, 4}				
T _{SUD}	Flip-flop (Latch) data input set-up	0.6		ns
T _{HD}	Flip-flop (Latch) data input hold	0.0		ns
T _{SUENA}	Flip-flop (Latch) enable set-up	1.1		ns
T _{HENA}	Flip-flop (Latch) enable hold	0.0		ns
T _{WCLKA}	Flip-flop (Latch) clock active pulse width	5.6		ns
T _{WASYN}	Flip-flop (Latch) asynchronous pulse width	7.4		ns
T _A	Flip-flop clock input period	11.3		ns
T _{INH}	Input buffer latch hold	0.0		ns
T _{INSU}	Input buffer latch set-up	0.8		ns
T _{OUTH}	Output buffer latch hold	0.0		ns
T _{OUTSU}	Output buffer latch set-up	0.8		ns
F _{MAX}	Flip-flop (Latch) clock frequency		139	MHz
Input Module Propagation Delays				
T _{INYH}	Pad-to-Y High		1.8	ns
T _{INYL}	Pad-to-Y Low		1.3	ns
T _{INGH}	G to Y High		2.4	ns
T _{INGL}	G to Y Low		2.4	ns
Input Module Predicted Routing Delays ²				
T _{IRD1}	FO = 1 routing delay		3.0	ns

Table 15 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125\text{ }^{\circ}\text{C}$

Symbol	Description	Std. Speed		
		Minimum	Maximum	Unit
T _{IRD2}	FO = 2 routing delay		3.5	ns
T _{IRD3}	FO = 3 routing delay		3.9	ns
T _{IRD4}	FO = 4 routing delay		4.4	ns
T _{IRD8}	FO = 8 routing delay		6.1	ns
Global Clock Network				
T _{CKH}	Input Low to High	FO = 32	4.4	ns
		FO = 384	4.8	ns
T _{CKL}	Input High to Low	FO = 32	6.3	ns
		FO = 384	7.4	ns
T _{PWH}	Minimum pulse width High	FO = 32	5.3	ns
		FO = 384	6.1	ns
T _{PWL}	Minimum pulse width Low	FO = 32	5.3	ns
		FO = 384	6.1	ns
T _{CKSW}	Maximum skew	FO = 32	0.6	ns
		FO = 384	0.6	ns
T _{SUEXT}	Input latch external setup	FO = 32	0.0	ns
		FO = 384	0.0	ns
T _{HEXT}	Input latch external hold	FO = 32	4.6	ns
		FO = 384	5.3	ns
T _P	Minimum period	FO = 32	6.5	ns
		FO = 384	7.2	ns
F _{MAX}	Maximum frequency	FO = 32	153	MHz
		FO = 384	139	MHz
TTL Output Module Timing ⁵				
T _{DLH}	Data-to-pad High		4.2	ns
T _{DHL}	Data-to-pad Low		4.9	ns
T _{ENZH}	Enable pad Z to High		4.5	ns
T _{ENZL}	Enable pad Z to Low		4.9	ns
T _{ENHZ}	Enable pad High to Z		9.0	ns
T _{ENLZ}	Enable pad Low to Z		8.3	ns
T _{GLH}	G-to-pad High		4.8	ns
T _{GHL}	G-to-pad Low		4.8	ns
T _{LCO}	I/O latch Clock-to-Out (Pad-to-Pad), 64 clock loading		9.4	ns
T _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 clock loading		13.3	ns
D _{TLH}	Capacity loading, Low To High		0.04	ns/pF
D _{THL}	Capacity loading, High To Low		0.06	ns/pF

1. For dual-module macros, use $T_{PD1} + T_{RD1} + T_{PDN}$, $T_{CO} + T_{RD1} + T_{PDN}$, or $T_{PD1} + T_{RD1} + T_{SUD}$, point and position whichever is appropriate.

- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

Table 16 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75$ V, $T_J = 125$ °C

Symbol	Description	Std. Speed		Unit
		Minimum	Maximum	
Logic Module Combinatorial Functions ¹				
T _{PD}	Internal array module delay		2.0	ns
T _{PDD}	Internal decode module delay		2.4	ns
Logic Module Predicted Routing Delays ²				
T _{RD1}	FO = 1 routing delay		1.4	ns
T _{RD2}	FO = 2 routing delay		1.7	ns
T _{RD3}	FO = 3 routing delay		2.2	ns
T _{RD4}	FO = 4 routing delay		2.5	ns
T _{RD8}	FO = 8 routing delay		4.1	ns
Logic Module Sequential Timing ^{3, 4}				
T _{CO}	Flip-flop Clock-to-Output		2.2	ns
T _{GO}	Latch Gate-to-Output		2.0	ns
T _{SUD}	Flip-flop (Latch) set-up time	0.6		ns
T _{HD}	Flip-flop (Latch) hold time	0.0		ns
T _{RO}	Flip-flop (Latch) Reset-to-Output		2.4	ns
T _{SUENA}	Flip-flop (Latch) enable set-up	0.7		ns
T _{HENA}	Flip-flop (Latch) enable hold	0.0		ns
T _{WCLKA}	Flip-flop (Latch) clock active pulse width	5.5		ns
T _{WASYN}	Flip-flop (Latch) asynchronous pulse width	7.4		ns
Input Module Propagation Delays				
T _{INPY}	Input data Pad-to-Y		1.7	ns
T _{INGO}	Input latch Gate-to-Output		2.2	ns
T _{INH}	Input latch hold	0.0		ns
T _{INSU}	Input latch set-up	0.8		ns
T _{ILA}	Latch active pulse width	7.8		ns
Input Module Predicted Routing Delays ²				
T _{IRD1}	FO = 1 routing delay		3.1	ns

Table 16 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125\text{ °C}$ (continued)

Symbol	Description		Std. Speed		Unit
			Minimum	Maximum	
T _{IRD2}	FO = 2 routing delay			3.5	ns
T _{IRD3}	FO = 3 routing delay			3.8	ns
T _{IRD4}	FO = 4 routing delay			4.2	ns
T _{IRD8}	FO = 8 routing delay			5.8	ns
Global Clock Network					
T _{CKH}	Input Low to High	FO = 32		4.4	ns
		FO = 486		4.9	ns
T _{CKL}	Input High to Low	FO = 32		6.1	ns
		FO = 486		7.1	ns
T _{PWH}	Minimum pulse width High	FO = 32	3.6		ns
		FO = 486	4.0		ns
T _{PWL}	Minimum pulse width Low	FO = 32	3.6		ns
		FO = 486	4.0		ns
T _{CKSW}	Maximum skew	FO = 32		0.9	ns
		FO = 486		0.9	ns
T _{SUEXT}	Input latch external setup	FO = 32	0.0		ns
		FO = 486	0.0		ns
T _{HEXT}	Input latch external hold	FO = 32	4.6		ns
		FO = 486	5.5		ns
T _P	Minimum period	FO = 32	7.4		ns
		FO = 486	8.0		ns
F _{MAX}	Maximum frequency	FO = 32		135	MHz
		FO = 486		124	MHz
TTL Output Module Timing ⁵					
T _{DLH}	Data-to-Pad High			4.1	ns
T _{DHL}	Data-to-Pad Low			4.8	ns
T _{ENZH}	Enable pad Z to High			4.3	ns
T _{ENZL}	Enable pad Z to Low			4.8	ns
T _{ENHZ}	Enable pad High to Z			8.6	ns
T _{ENLZ}	Enable pad Low to Z			8.0	ns
T _{GLH}	G-to-Pad High			4.9	ns
T _{GHL}	G-to-Pad Low			4.9	ns

Table 16 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125\text{ }^{\circ}\text{C}$ (continued)

Symbol	Description	Std. Speed		Unit
		Minimum	Maximum	
T_{LSU}	I/O latch set-up	0.8		ns
T_{LH}	I/O latch hold	0.0		ns
T_{LCO}	I/O latch Clock-to-Out (Pad-to-Pad), 64 clock loading		9.2	ns
T_{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 clock loading		17.8	ns
D_{TLH}	Capacity loading, Low to High		0.06	ns/pF
D_{THL}	Capacity loading, High to Low		0.05	ns/pF

1. For dual-module macros, use $T_{PD1} + T_{RD1} + T_{PDN}$, $T_{CO} + T_{RD1} + T_{PDN}$, or $T_{PD1} + T_{RD1} + T_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters must be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 17 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75\text{ V}$, $T_J = 125\text{ }^{\circ}\text{C}$

Symbol	Description	Std. Speed		Unit
		Minimum	Maximum	
Logic Module Combinatorial Functions ¹				
T _{PD}	Internal Array Module Delay		2.3	ns
T _{PDD}	Internal Decode Module Delay		2.7	ns
Logic Module Predicted Routing Delays ²				
T _{RD1}	FO=1 Routing Delay		1.6	ns
T _{RD2}	FO=2 Routing Delay		2.2	ns
T _{RD3}	FO=3 Routing Delay		2.7	ns
T _{RD4}	FO=4 Routing Delay		3.3	ns
T _{RD8}	FO=8 Routing Delay		5.5	ns
T _{RDD}	Decode-to-Output Routing Delay		0.6	ns
Logic Module Sequential Timing ^{3, 4}				
T _{CO}	Flip-Flop Clock-to-Output		2.2	ns
T _{GO}	Latch Gate-to-Output		2.2	ns
T _{SUD}	Flip-Flop (Latch) Set-Up Time	0.6		ns
T _{HD}	Flip-Flop (Latch) Hold Time	0.0		ns
T _{RO}	Flip-Flop (Latch) Reset-to-Output		2.6	ns
T _{SUENA}	Flip-Flop (Latch) Enable Set-Up	1.1		ns
T _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns

Table 17 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75$ V, $T_J = 125$ °C (continued)

Symbol	Description	Std. Speed		Unit
		Minimum	Maximum	
T_{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.5		ns
T_{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	7.2		ns
Synchronous SRAM Operations				
T_{RC}	Read Cycle Time	11.3		ns
T_{WC}	Write Cycle Time	11.3		ns
T_{RCKHL}	Clock HIGH/LOW Time	5.7		ns
T_{RCO}	Data Valid After Clock HIGH/LOW		5.7	ns
T_{ADSU}	Address/Data Set-Up Time	2.7		ns
T_{ADH}	Address/Data Hold Time	0.0		ns
T_{RENSU}	Read Enable Set-Up	1.0		ns
T_{RENH}	Read Enable Hold	5.7		ns
T_{WENSU}	Write Enable Set-Up	4.5		ns
T_{WENH}	Write Enable Hold	0.0		ns
T_{BENS}	Block Enable Set-Up	4.6		ns
T_{BENH}	Block Enable Hold	0.0		ns
Asynchronous SRAM Operations				
T_{RPD}	Asynchronous Access Time		13.6	ns
T_{RDADV}	Read Address Valid	14.7		ns
T_{ADSU}	Address/Data Set-Up Time	2.7		ns
T_{ADH}	Address/Data Hold Time	0.0		ns
T_{RENSUA}	Read Enable Set-Up to Address Valid	1.0		ns
T_{RENHA}	Read Enable Hold	5.7		ns
T_{WENSU}	Write Enable Set-Up	4.5		ns
T_{WENH}	Write Enable Hold	0.0		ns
T_{DOH}	Data Out Hold Time		2.0	ns
Input Module Propagation Delays				
T_{INPY}	Input Data Pad-to-Y		1.7	ns
T_{INGO}	Input Latch Gate-to-Output		2.4	ns
T_{INH}	Input Latch Hold	0.0		ns
T_{INSU}	Input Latch Set-Up	0.8		ns
T_{ILA}	Latch Active Pulse Width	7.8		ns
Input Module Predicted Routing Delays²				
T_{IRD1}	FO=1 Routing Delay		3.3	ns
T_{IRD2}	FO=2 Routing Delay		3.8	ns
T_{IRD3}	FO=3 Routing Delay		4.4	ns

Table 17 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75$ V, $T_J = 125$ °C (continued)

Symbol	Description	Std. Speed		Unit
		Minimum	Maximum	
T _{IRD4}	FO=4 Routing Delay		5.0	ns
T _{IRD8}	FO=8 Routing Delay		7.2	ns
Global Clock Network				
T _{CKH}	Input Low to HIGH	FO = 32	4.5	ns
		FO = 635	5.0	ns
T _{CKL}	Input High to LOW	FO = 32	6.3	ns
		FO = 635	8.1	ns
T _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.9	ns
		FO = 635	3.3	ns
T _{PWL}	Minimum Pulse Width LOW	FO = 32	2.9	ns
		FO = 635	3.3	ns
T _{CKSW}	Maximum Skew	FO = 32	1.1	ns
		FO = 635	1.1	ns
T _{SUEXT}	Input Latch External Setup	FO = 32	0.0	ns
		FO = 635	0.0	ns
T _{HEXT}	Input Latch External Hold	FO = 32	4.8	ns
		FO = 635	5.5	ns
T _P	Minimum Period	FO = 32	8.6	ns
		FO = 635	9.4	ns
F _{MAX}	Maximum Frequency	FO = 32	116	MHz
		FO = 635	107	MHz
TTL Output Module Timing ⁵				
T _{DLH}	Data-to-Pad HIGH		4.3	ns
T _{DHL}	Data-to-Pad LOW		5.0	ns
T _{ENZH}	Enable Pad Z to HIGH		4.4	ns
T _{ENZL}	Enable Pad Z to LOW		4.9	ns
T _{ENHZ}	Enable Pad HIGH to Z		8.8	ns
T _{ENLZ}	Enable Pad LOW to Z		8.3	ns
T _{GLH}	G-to-Pad HIGH		5.0	ns
T _{GHL}	G-to-Pad LOW		5.0	ns
T _{LSU}	I/O Latch Set-Up	0.8		ns
T _{LH}	I/O Latch Hold	0.0		ns
T _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 32 I/O		9.5	ns

Table 17 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)
Worst-Case Automotive Conditions, $V_{CCA} = 4.75$ V, $T_J = 125$ °C (continued)

Symbol	Description	Std. Speed		Unit
		Minimum	Maximum	
T_{ACO}	Array Clock-to-Out (Pad-to-Pad), 32 I/O		13.0	ns
D_{TLH}	Capacity Loading, LOW to HIGH		0.11	ns/pF
D_{THL}	Capacity Loading, HIGH to LOW		0.11	ns/pF

1. For dual-module macros, use $T_{PD1} + T_{RD1} + T_{PDN}$, $T_{CO} + T_{RD1} + T_{PDN}$, or $T_{PD1} + T_{RD1} + T_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters must be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

3.16 Pin Descriptions

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

TTL clock input for diagnostic probe and device programming. DCLK is active when the Mode pin is High. This pin functions as an I/O when the Mode pin is Low.

GND Ground

Input Low supply voltage.

I/O Input/Output

Input, output, tristate, or bidirectional buffer. Input and output levels are compatible with standard TTL specifications. The following table shows the unused I/O pins that are configured by the Designer software.

Table 18 • Configuration of Unused I/Os

Device	Configuration
A40MX02, A40MX04	Pulled Low
A42MX09, A42MX16	Pulled Low
A42MX24, A42MX36	Tristated

In all cases, it is recommended to tie all unused I/O pins to Low on the board. This applies to all dual-purpose pins when configured as I/Os as well.

MODE Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). To provide verification capability, the Mode pin must be held High. To facilitate this, the Mode pin must be tied to GND through a 10 k Ω resistor so that the Mode pin can be pulled High when required.

No Connection (NC)

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

PRA/B, I/O Probe

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the Mode pin is High. This pin functions as an I/O when the Mode pin is Low.

QCLKA, B, C, D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as general-purpose I/Os.

SDI, I/O Serial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the Mode pin is High. This pin functions as an I/O when the Mode pin is Low.

SDO, TDO, I/O Serial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the Mode pin is High. This pin functions as an I/O when the Mode pin is Low. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" is run. It will return to user I/O when "checksum" is complete.

TCK, I/O Test Clock

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TDI, I/O Test Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TDO, I/O Test Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TMS, I/O Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary-scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10 k Ω pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

VCC Supply Voltage

Supply voltage for 40MX devices.

VCCA Supply Voltage

Supply voltage for array in 42MX devices.

VCCI Supply Voltage


Supply voltage for I/Os in 42MX devices.

WD, I/O Wide Decode Output

When a wide decode module is used in an A42MX24 or A42MX36 device, this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins. When a wide decode module is not used, this pin functions as a regular I/O pin.

4 Package Pin Assignments

4.1 PL68




Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

PL68	
Pin Number	A40MX02 Function
1	I/O
2	I/O
3	I/O
4	V _{CC}
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	GND
15	GND
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	V _{CC}
22	I/O
23	I/O
24	I/O
25	V _{CC}
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	I/O
38	V _{CC}

PL68	
Pin Number	A40MX02 Function
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	I/O
49	GND
50	I/O
51	I/O
52	CLK, I/O
53	I/O
54	MODE
55	V _{CC}
56	SDI, I/O
57	DCLK, I/O
58	PRA, I/O
59	PRB, I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	I/O
65	I/O
66	GND
67	I/O
68	I/O

4.2 PL84




Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

PL84		
Pin Number	A40MX04 Function	A42MX09 Function
1	I/O	I/O
2	I/O	CLKB, I/O
3	I/O	I/O
4	V _{CC}	PRB, I/O
5	I/O	I/O
6	I/O	GND
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	I/O	DCLK, I/O
11	I/O	I/O
12	NC	MODE
13	I/O	I/O
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	I/O	I/O
18	GND	I/O
19	GND	I/O
20	I/O	I/O
21	I/O	I/O
22	I/O	V _{CCA}
23	I/O	V _{CCI}
24	I/O	I/O
25	VCC	I/O
26	VCC	I/O
27	I/O	I/O
28	I/O	GND
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	V _{CC}	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	GND	I/O
41	I/O	I/O
42	I/O	I/O

PL84		
Pin Number	A40MX04 Function	A42MX09 Function
43	I/O	V _{CCA}
44	I/O	I/O
45	I/O	I/O
46	VCC	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	GND
50	I/O	I/O
51	I/O	I/O
52	I/O	SDO, I/O
53	I/O	I/O
54	I/O	I/O
55	I/O	I/O
56	I/O	I/O
57	I/O	I/O
58	I/O	I/O
59	I/O	I/O
60	GND	I/O
61	GND	I/O
62	I/O	I/O
63	I/O	GND
64	CLK, I/O	V _{CCA}
65	I/O	V _{CCI}
66	MODE	I/O
67	VCC	I/O
68	VCC	I/O
69	I/O	I/O
70	I/O	GND
71	I/O	I/O
72	SDI, I/O	I/O
73	DCLK, I/O	I/O
74	PRA, I/O	I/O
75	PRB, I/O	I/O
76	I/O	SDI, I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O
81	I/O	PRA, I/O
82	GND	I/O
83	I/O	CLKA, I/O
84	I/O	V _{CCA}

4.3 PQ100




Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

PQ100			
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function
1	NC	NC	I/O
2	NC	NC	DCLK, I/O
3	NC	NC	I/O
4	NC	NC	MODE
5	NC	NC	I/O
6	PRB, I/O	PRB, I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	GND
10	I/O	I/O	I/O
11	I/O	I/O	I/O
12	I/O	I/O	I/O
13	GND	GND	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	V _{CCA}
17	I/O	I/O	V _{CCI}
18	I/O	I/O	I/O
19	VCC	VCC	I/O
20	I/O	I/O	I/O
21	I/O	I/O	I/O
22	I/O	I/O	GND
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	NC	NC	I/O
28	NC	NC	I/O
29	NC	NC	I/O
30	NC	NC	I/O
31	NC	I/O	I/O
32	NC	I/O	I/O
33	NC	I/O	I/O
34	I/O	I/O	GND
35	I/O	I/O	I/O

PQ100			
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function
36	GND	GND	I/O
37	GND	GND	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	V _{CCA}
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	V _{CC}	VCC	I/O
44	V _{CC}	VCC	I/O
45	I/O	I/O	I/O
46	I/O	I/O	GND
47	I/O	I/O	I/O
48	NC	I/O	I/O
49	NC	I/O	I/O
50	NC	I/O	I/O
51	NC	NC	I/O
52	NC	NC	SDO, I/O
53	NC	NC	I/O
54	NC	NC	I/O
55	NC	NC	I/O
56	V _{CC}	VCC	I/O
57	I/O	I/O	GND
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	GND	GND	I/O
64	I/O	I/O	GND
65	I/O	I/O	VCCA
66	I/O	I/O	VCCI
67	I/O	I/O	VCCA
68	I/O	I/O	I/O
69	V _{CC}	VCC	I/O
70	I/O	I/O	I/O

PQ100			
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function
71	I/O	I/O	I/O
72	I/O	I/O	GND
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	I/O
78	NC	NC	I/O
79	NC	NC	SDI, I/O
80	NC	I/O	I/O
81	NC	I/O	I/O
82	NC	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	GND
85	I/O	I/O	I/O
86	GND	GND	I/O
87	GND	GND	PRA, I/O
88	I/O	I/O	I/O
89	I/O	I/O	CLKA, I/O
90	CLK, I/O	CLK, I/O	V _{CCA}
91	I/O	I/O	I/O
92	MODE	MODE	CLKB, I/O
93	V _{CC}	V _{CC}	I/O
94	V _{CC}	V _{CC}	PRB, I/O
95	NC	I/O	I/O
96	NC	I/O	GND
97	NC	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O
100	PRA, I/O	PRA, I/O	I/O

4.4 PQ160



Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.


PQ160		
Pin Number	A42MX09 Function	A42MX24 Function
1	I/O	I/O
2	DCLK, I/O	DCLK, I/O
3	NC	I/O
4	I/O	WD, I/O
5	I/O	WD, I/O
6	NC	V _{CCI}
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	NC	I/O
11	GND	GND
12	NC	I/O
13	I/O	WD, I/O
14	I/O	WD, I/O
15	I/O	I/O
16	PRB, I/O	PRB, I/O
17	I/O	I/O
18	CLKB, I/O	CLKB, I/O
19	I/O	I/O
20	V _{CCA}	V _{CCA}
21	CLKA, I/O	CLKA, I/O
22	I/O	I/O
23	PRA, I/O	PRA, I/O
24	NC	WD, I/O
25	I/O	WD, I/O
26	I/O	I/O
27	I/O	I/O
28	NC	I/O
29	I/O	WD, I/O
30	GND	GND
31	NC	WD, I/O
32	I/O	I/O
33	I/O	I/O
34	I/O	I/O
35	NC	V _{CCI}
36	I/O	WD, I/O
37	I/O	WD, I/O
38	SDI, I/O	SDI, I/O
39	I/O	I/O
40	GND	GND

PQ160		
Pin Number	A42MX09 Function	A42MX24 Function
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	NC	I/O
53	I/O	I/O
54	NC	V _{CCA}
55	I/O	I/O
56	I/O	I/O
57	V _{CCA}	V _{CCA}
58	V _{CCI}	V _{CCI}
59	GND	GND
60	V _{CCA}	V _{CCA}
61	GND	GND
62	I/O	TCK, I/O
63	I/O	I/O
64	GND	GND
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	I/O	I/O
69	GND	GND
70	NC	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	NC	I/O
76	I/O	I/O
77	NC	I/O
78	I/O	I/O
79	NC	I/O
80	GND	GND

PQ160		
Pin Number	A42MX09 Function	A42MX24 Function
81	I/O	I/O
82	SDO, I/O	SDO, TDO, I/O
83	I/O	WD, I/O
84	I/O	WD, I/O
85	I/O	I/O
86	NC	V _{CCI}
87	I/O	I/O
88	I/O	WD, I/O
89	GND	GND
90	NC	I/O
91	I/O	I/O
92	I/O	I/O
93	I/O	I/O
94	I/O	I/O
95	I/O	I/O
96	I/O	WD, I/O
97	I/O	I/O
98	V _{CCA}	V _{CCA}
99	GND	GND
100	NC	I/O
101	I/O	I/O
102	I/O	I/O
103	NC	I/O
104	I/O	I/O
105	I/O	I/O
106	I/O	WD, I/O
107	I/O	WD, I/O
108	I/O	I/O
109	GND	GND
110	NC	I/O
111	I/O	WD, I/O
112	I/O	WD, I/O
113	I/O	I/O
114	NC	V _{CCI}
115	I/O	WD, I/O
116	NC	WD, I/O
117	I/O	I/O
118	I/O	TDI, I/O
119	I/O	TMS, I/O
120	GND	GND

PQ160		
Pin Number	A42MX09 Function	A42MX24 Function
121	I/O	I/O
122	I/O	I/O
123	I/O	I/O
124	NC	I/O
125	GND	GND
126	I/O	I/O
127	I/O	I/O
128	I/O	I/O
129	NC	I/O
130	GND	GND
131	I/O	I/O
132	I/O	I/O
133	I/O	I/O
134	I/O	I/O
135	NC	VCCA
136	I/O	I/O
137	I/O	I/O
138	NC	VCCA
139	VCCI	VCCI
140	GND	GND
141	NC	I/O
142	I/O	I/O
143	I/O	I/O
144	I/O	I/O
145	GND	GND
146	NC	I/O
147	I/O	I/O
148	I/O	I/O
149	I/O	I/O
150	NC	VCCA
151	NC	I/O
152	NC	I/O
153	NC	I/O
154	NC	I/O
155	GND	GND
156	I/O	I/O
157	I/O	I/O
158	I/O	I/O
159	MODE	MODE
160	GND	GND

4.5 VQ80




Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	V _{CC}	V _{CC}
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	V _{CC}	V _{CC}
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	V _{CC}	V _{CC}
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
42	NC	I/O
43	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O
49	I/O	I/O
50	CLK, I/O	CLK, I/O
51	I/O	I/O
52	MODE	MODE
53	V _{CC}	V _{CC}
54	NC	I/O
55	NC	I/O
56	NC	I/O
57	SDI, I/O	SDI, I/O
58	DCLK, I/O	DCLK, I/O
59	PRA, I/O	PRA, I/O
60	NC	NC
61	PRB, I/O	PRB, I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	GND	GND
69	I/O	I/O
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	V _{CC}	V _{CC}
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O

4.6 PQ208



Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
1	GND	GND	GND
2	NC	V _{CCA}	V _{CCA}
3	MODE	MODE	MODE
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	NC	I/O	I/O
10	NC	I/O	I/O
11	NC	I/O	I/O
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	NC	I/O	I/O
17	V _{CCA}	V _{CCA}	V _{CCA}
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	I/O	I/O	I/O
22	GND	GND	GND
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	GND	GND	GND
28	V _{CCI}	V _{CCI}	V _{CCI}
29	V _{CCA}	V _{CCA}	V _{CCA}
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V _{CCA}	V _{CCA}	V _{CCA}
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
36	I/O	I/O	I/O
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	NC	I/O	I/O
42	NC	I/O	I/O
43	NC	I/O	I/O
44	I/O	I/O	I/O
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	NC	I/O	I/O
51	NC	I/O	I/O
52	GND	GND	GND
53	GND	GND	GND
54	I/O	TMS, I/O	TMS, I/O
55	I/O	TDI, I/O	TDI, I/O
56	I/O	I/O	I/O
57	I/O	WD, I/O	WD, I/O
58	I/O	WD, I/O	WD, I/O
59	I/O	I/O	I/O
60	V _{CCI}	V _{CCI}	V _{CCI}
61	NC	I/O	I/O
62	NC	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	QCLKA, I/O
66	I/O	WD, I/O	WD, I/O
67	NC	WD, I/O	WD, I/O
68	NC	I/O	I/O
69	I/O	I/O	I/O
70	I/O	WD, I/O	WD, I/O


PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
71	I/O	WD, I/O	WD, I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	GND	GND	GND
79	V _{CCA}	V _{CCA}	V _{CCA}
80	NC	V _{CCI}	V _{CCI}
81	I/O	I/O	I/O
82	I/O	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	WD, I/O	WD, I/O
86	I/O	WD, I/O	WD, I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	NC	I/O	I/O
90	NC	I/O	I/O
91	I/O	I/O	QCLKB, I/O
92	I/O	I/O	I/O
93	I/O	WD, I/O	WD, I/O
94	I/O	WD, I/O	WD, I/O
95	NC	I/O	I/O
96	NC	I/O	I/O
97	NC	I/O	I/O
98	V _{CCI}	V _{CCI}	V _{CCI}
99	I/O	I/O	I/O
100	I/O	WD, I/O	WD, I/O
101	I/O	WD, I/O	WD, I/O
102	I/O	I/O	I/O
103	SDO, I/O	SDO, TDO, I/O	SDO, TDO, I/O
104	I/O	I/O	I/O
105	GND	GND	GND

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
106	NC	V _{CCA}	V _{CCA}
107	I/O	I/O	I/O
108	I/O	I/O	I/O
109	I/O	I/O	I/O
110	I/O	I/O	I/O
111	I/O	I/O	I/O
112	NC	I/O	I/O
113	NC	I/O	I/O
114	NC	I/O	I/O
115	NC	I/O	I/O
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	I/O
125	I/O	I/O	I/O
126	GND	GND	GND
127	I/O	I/O	I/O
128	I/O	TCK, I/O	TCK, I/O
129	GND	GND	GND
130	V _{CCA}	V _{CCA}	V _{CCA}
131	GND	GND	GND
132	V _{CCI}	V _{CCI}	V _{CCI}
133	V _{CCA}	V _{CCA}	V _{CCA}
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	V _{CCA}	V _{CCA}	V _{CCA}
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	I/O	I/O	I/O

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	NC	I/O	I/O
147	NC	I/O	I/O
148	NC	I/O	I/O
149	NC	I/O	I/O
150	GND	GND	GND
151	I/O	I/O	I/O
152	I/O	I/O	I/O
153	I/O	I/O	I/O
154	I/O	I/O	I/O
155	I/O	I/O	I/O
156	I/O	I/O	I/O
157	GND	GND	GND
158	I/O	I/O	I/O
159	SDI, I/O	SDI, I/O	SDI, I/O
160	I/O	I/O	I/O
161	I/O	WD, I/O	WD, I/O
162	I/O	WD, I/O	WD, I/O
163	I/O	I/O	I/O
164	V _{CCI}	V _{CCI}	V _{CCI}
165	NC	I/O	I/O
166	NC	I/O	I/O
167	I/O	I/O	I/O
168	I/O	WD, I/O	WD, I/O
169	I/O	WD, I/O	WD, I/O
170	I/O	I/O	I/O
171	NC	I/O	QCLKD, I/O
172	I/O	I/O	I/O
173	I/O	I/O	I/O
174	I/O	I/O	I/O
175	I/O	I/O	I/O

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
176	I/O	WD, I/O	WD, I/O
177	I/O	WD, I/O	WD, I/O
178	PRA, I/O	PRA, I/O	PRA, I/O
179	I/O	I/O	I/O
180	CLKA, I/O	CLKA, I/O	CLKA, I/O
181	NC	I/O	I/O
182	NC	VCCI	VCCI
183	V _{CCA}	V _{CCA}	V _{CCA}
184	GND	GND	GND
185	I/O	I/O	I/O
186	CLKB, I/O	CLKB, I/O	CLKB, I/O
187	I/O	I/O	I/O
188	PRB, I/O	PRB, I/O	PRB, I/O
189	I/O	I/O	I/O
190	I/O	WD, I/O	WD, I/O
191	I/O	WD, I/O	WD, I/O
192	I/O	I/O	I/O
193	NC	I/O	I/O
194	NC	WD, I/O	WD, I/O
195	NC	WD, I/O	WD, I/O
196	I/O	I/O	QCLKC, I/O
197	NC	I/O	I/O
198	I/O	I/O	I/O
199	I/O	I/O	I/O
200	I/O	I/O	I/O
201	NC	I/O	I/O
202	V _{CCI}	V _{CCI}	V _{CCI}
203	I/O	WD, I/O	WD, I/O
204	I/O	WD, I/O	WD, I/O
205	I/O	I/O	I/O
206	I/O	I/O	I/O
207	DCLK, I/O	DCLK, I/O	DCLK, I/O
208	I/O	I/O	I/O

4.7 PQ240



Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

PQ240	
Pin Number	A42MX36 Function
1	I/O
2	DCLK, I/O
3	I/O
4	I/O
5	I/O
6	WD, I/O
7	WD, I/O
8	V _{CCI}
9	I/O
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O
15	QCLKC, I/O
16	I/O
17	WD, I/O
18	WD, I/O
19	I/O
20	I/O
21	WD, I/O
22	WD, I/O
23	I/O
24	PRB, I/O
25	I/O
26	CLKB, I/O
27	I/O
28	GND
29	V _{CCA}
30	V _{CCI}
31	I/O
32	CLKA, I/O
33	I/O
34	PRA, I/O
35	I/O
36	I/O
37	WD, I/O
38	WD, I/O
39	I/O
40	I/O

PQ240	
Pin Number	A42MX36 Function
41	I/O
42	I/O
43	I/O
44	I/O
45	QCLKD, I/O
46	I/O
47	WD, I/O
48	WD, I/O
49	I/O
50	I/O
51	I/O
52	V _{CCI}
53	I/O
54	WD, I/O
55	WD, I/O
56	I/O
57	SDI, I/O
58	I/O
59	V _{CCA}
60	GND
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	V _{CCI}
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O


PQ240	
Pin Number	A42MX36 Function
81	I/O
82	I/O
83	I/O
84	I/O
85	V _{CCA}
86	I/O
87	I/O
88	V _{CCA}
89	V _{CCI}
90	V _{CCA}
91	GND
92	TCK, I/O
93	I/O
94	GND
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	V _{CCI}
109	I/O
110	I/O
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	V _{CCA}
119	GND
120	GND

PQ240	
Pin Number	A42MX36 Function
121	GND
122	I/O
123	SDO, TDO, I/O
124	I/O
125	WD, I/O
126	WD, I/O
127	I/O
128	V _{CCI}
129	I/O
130	I/O
131	I/O
132	WD, I/O
133	WD, I/O
134	I/O
135	QCLKB, I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	WD, I/O
143	WD, I/O
144	I/O
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	V _{CCI}
151	V _{CCA}
152	GND
153	I/O
154	I/O
155	I/O
156	I/O
157	I/O
158	I/O
159	WD, I/O
160	WD, I/O

PQ240	
Pin Number	A42MX36 Function
161	I/O
162	I/O
163	WD, I/O
164	WD, I/O
165	I/O
166	QCLKA, I/O
167	I/O
168	I/O
169	I/O
170	I/O
171	I/O
172	V _{CCI}
173	I/O
174	WD, I/O
175	WD, I/O
176	I/O
177	I/O
178	TDI, I/O
179	TMS, I/O
180	GND
181	V _{CCA}
182	GND
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	I/O
189	I/O
190	I/O
191	I/O
192	V _{CCI}
193	I/O
194	I/O
195	I/O
196	I/O
197	I/O
198	I/O
199	I/O
200	I/O

PQ240	
Pin Number	A42MX36 Function
201	I/O
202	I/O
203	I/O
204	I/O
205	I/O
206	V _{CCA}
207	I/O
208	I/O
209	V _{CCA}
210	V _{CCI}
211	I/O
212	I/O
213	I/O
214	I/O
215	I/O
216	I/O
217	I/O
218	I/O
219	V _{CCA}
220	I/O
221	I/O
222	I/O
223	I/O
224	I/O
225	I/O
226	I/O
227	V _{CCI}
228	I/O
229	I/O
230	I/O
231	I/O
232	I/O
233	I/O
234	I/O
235	I/O
236	I/O
237	GND
238	MODE
239	V _{CCA}
240	GND

4.8 VQ100




Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
1	I/O	I/O
2	MODE	MODE
3	I/O	I/O
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	V _{CCA}	NC
15	V _{CCI}	V _{CCI}
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	GND	GND
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
36	I/O	I/O
37	I/O	I/O
38	V _{CCA}	V _{CCA}
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	I/O	I/O
50	SDO, I/O	SDO, I/O
51	I/O	I/O
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	GND	GND
56	I/O	I/O
57	I/O	I/O
58	I/O	I/O
59	I/O	I/O
60	I/O	I/O
61	I/O	I/O
62	GND	GND
63	V _{CCA}	V _{CCA}
64	V _{CCI}	V _{CCI}
65	V _{CCA}	V _{CCA}
66	I/O	I/O
67	I/O	I/O
68	I/O	I/O
69	I/O	I/O
70	GND	GND

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	I/O	I/O
76	I/O	I/O
77	SDI, I/O	SDI, I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O
81	I/O	I/O
82	GND	GND
83	I/O	I/O
84	I/O	I/O
85	PRA, I/O	PRA, I/O
86	I/O	I/O
87	CLKA, I/O	CLKA, I/O
88	V _{CCA}	V _{CCA}
89	I/O	I/O
90	CLKB, I/O	CLKB, I/O
91	I/O	I/O
92	PRB, I/O	PRB, I/O
93	I/O	I/O
94	GND	GND
95	I/O	I/O
96	I/O	I/O
97	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	DCLK, I/O	DCLK, I/O

4.9 TQ176



Note: For package manufacturing and environmental information, visit Resource center at <http://www.microsemi.com/products/fpga-soc/package#overview>.

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	GND	GND	GND
2	MODE	MODE	MODE
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	NC	NC	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	NC	I/O	I/O
12	I/O	I/O	I/O
13	NC	V _{CCA}	V _{CCA}
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	GND	GND	GND
19	NC	I/O	I/O
20	NC	I/O	I/O
21	I/O	I/O	I/O
22	NC	I/O	I/O
23	GND	GND	GND
24	NC	V _{CCI}	V _{CCI}
25	V _{CCA}	V _{CCA}	V _{CCA}
26	NC	I/O	I/O
27	NC	I/O	I/O
28	V _{CCI}	V _{CCA}	V _{CCA}
29	NC	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	NC	NC	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	I/O	I/O	I/O
37	NC	I/O	I/O

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
38	NC	NC	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	I/O	I/O	I/O
45	GND	GND	GND
46	I/O	I/O	TMS, I/O
47	I/O	I/O	TDI, I/O
48	I/O	I/O	I/O
49	I/O	I/O	WD, I/O
50	I/O	I/O	WD, I/O
51	I/O	I/O	I/O
52	NC	V _{CCI}	V _{CCI}
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	NC	I/O	WD, I/O
56	I/O	I/O	WD, I/O
57	NC	NC	I/O
58	I/O	I/O	I/O
59	I/O	I/O	WD, I/O
60	I/O	I/O	WD, I/O
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65	I/O	I/O	I/O
66	NC	I/O	I/O
67	GND	GND	GND
68	V _{CCA}	V _{CCA}	V _{CCA}
69	I/O	I/O	WD, I/O
70	I/O	I/O	WD, I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	NC	I/O	I/O

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	WD, I/O
78	NC	I/O	WD, I/O
79	I/O	I/O	I/O
80	NC	I/O	I/O
81	I/O	I/O	I/O
82	NC	V _{CCI}	V _{CCI}
83	I/O	I/O	I/O
84	I/O	I/O	WD, I/O
85	I/O	I/O	WD, I/O
86	NC	I/O	I/O
87	SDO, I/O	SDO, I/O	SDO, TDO, I/O
88	I/O	I/O	I/O
89	GND	GND	GND
90	I/O	I/O	I/O
91	I/O	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	NC	I/O	I/O
97	NC	I/O	I/O
98	I/O	I/O	I/O
99	I/O	I/O	I/O
100	I/O	I/O	I/O
101	NC	NC	I/O
102	I/O	I/O	I/O
103	NC	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	GND	GND	GND
107	NC	I/O	I/O
108	NC	I/O	TCK, I/O
109	LP	LP	LP
110	V _{CCA}	V _{CCA}	V _{CCA}
111	GND	GND	GND

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
112	V _{CCI}	V _{CCI}	V _{CCI}
113	V _{CCA}	V _{CCA}	V _{CCA}
114	NC	I/O	I/O
115	NC	I/O	I/O
116	NC	V _{CCA}	V _{CCA}
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	NC	NC	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	NC	I/O	I/O
125	NC	I/O	I/O
126	NC	NC	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	I/O	I/O	I/O
132	I/O	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	SDI, I/O	SDI, I/O	SDI, I/O
136	NC	I/O	I/O
137	I/O	I/O	WD, I/O
138	I/O	I/O	WD, I/O
139	I/O	I/O	I/O
140	NC	V _{CCI}	V _{CCI}
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	NC	I/O	I/O
144	NC	I/O	WD, I/O
145	NC	NC	WD, I/O
146	I/O	I/O	I/O
147	NC	I/O	I/O
148	I/O	I/O	I/O

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
149	I/O	I/O	I/O
150	I/O	I/O	WD, I/O
151	NC	I/O	WD, I/O
152	PRA, I/O	PRA, I/O	PRA, I/O
153	I/O	I/O	I/O
154	CLKA, I/O	CLKA, I/O	CLKA, I/O
155	V _{CCA}	V _{CCA}	V _{CCA}
156	GND	GND	GND
157	I/O	I/O	I/O
158	CLKB, I/O	CLKB, I/O	CLKB, I/O
159	I/O	I/O	I/O
160	PRB, I/O	PRB, I/O	PRB, I/O
161	NC	I/O	WD, I/O
162	I/O	I/O	WD, I/O
163	I/O	I/O	I/O
164	I/O	I/O	I/O
165	NC	NC	WD, I/O
166	NC	I/O	WD, I/O
167	I/O	I/O	I/O
168	NC	I/O	I/O
169	I/O	I/O	I/O
170	NC	V _{CCI}	V _{CCI}
171	I/O	I/O	WD, I/O
172	I/O	I/O	WD, I/O
173	NC	I/O	I/O
174	I/O	I/O	I/O
175	DCLK, I/O	DCLK, I/O	DCLK, I/O
176	I/O	I/O	I/O