Motion SPM® 2 Series, 600 V

FNA25060

General Description

The FNA25060 is a Motion SPM 2 module providing a fully-featured, high-performance inverter output stage for AC induction, BLDC, and PMSM motors. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing multiple on-module protection features: under-voltage lockouts, over-current shutdown, temperature sensing, and fault reporting. The built-in, high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to high-voltage, high-current drive signals to properly drive the module's internal IGBTs. Separate negative IGBT terminals are available for each phase to support the widest variety of control algorithms.

Features

- UL Certified No. E209204 (UL1557)
- 600 V 50 A 3-Phase IGBT Inverter, Including Control ICs for Gate Drive and Protections
- Low-Loss, Short-Circuit-Rated IGBTs
- Very Low Thermal Resistance Using Al₂O₃ DBC Substrate
- Built-In Bootstrap Diodes and Dedicated Vs Pins Simplify PCB
- Separate Open-Emitter Pins from Low-Side IGBTs for Three-Phase **Current Sensing**
- Single-Grounded Power Supply Supported
- Built-In NTC Thermistor for Temperature Monitoring and Management
- Adjustable Over-Current Protection via Integrated Sense-IGBTs
- Isolation Rating of 2500 Vrms / 1 min.
- This Device is Pb-Free, Halogen Free/BFR Free and is RoHS Compliant

Applications

• Motion Control – Industrial Motor (AC 200 V Class)

Related Resources

- AN-9121 Users Guide for 600V SPM 2 Series
- AN-9076 Mounting Guide for New SPM 2 Package
- AN-9079 Thermal Performance of Motion SPM 2 Series by **Mounting Torque**



ON Semiconductor®

www.onsemi.com



SPMCA-A34 **CASE MODFQ**

MARKING DIAGRAM



FNA25060 = Specific Device Code = ON Semiconductor Logo = Assembly Plant Code

&K = Lot Code

&Z

&E = Space Designator &3 = 3-Digit Date Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Packing Type	Quantity
FNA25060	FNA25060	SPMCA-A34	Rail	6

Integrated Power Functions

 600 V – 50 A IGBT inverter for three-phase DC / AC power conversion (refer to Figure 2)

Integrated Drive, Protection, and System Control Functions

- For inverter high-side IGBTs: gate-drive circuit, high-voltage isolated high-speed level-shifting control circuit, Under-Voltage Lock-Out Protection (UVLO), Available bootstrap circuit example is given in Figures 4 and 14
- For inverter low-side IGBTs: gate-drive circuit, Short-Circuit Protection (SCP) control circuit, Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UV (low-side supply) and SC faults
- Input interface: active-HIGH interface, works with 3.3 / 5 V logic, Schmitt-trigger input

Pin Configuration





Figure 1. Top View

PIN DESCRIPTIONS

Pin No.	Pin Name	Pin Description
1	Р	Positive DC-Link Input
2	W	Output for W Phase
3	V	Output for V Phase
4	U	Output for U Phase
5	N _W	Negative DC-Link Input for W Phase
6	N _V	Negative DC-Link Input for V Phase
7	N _U	Negative DC-Link Input for U Phase
8	Rтн	Series Resistor for Thermistor (Temperature Detection)
9	Vтн	Thermistor Bias Voltage
10	Vcc(L)	Low-Side Bias Voltage for IC and IGBTs Driving
11	COM _(L)	Low-Side Common Supply Ground
12	IN(UL)	Signal Input for Low-Side U Phase
13	IN(VL)	Signal Input for Low-Side V Phase
14	IN(WL)	Signal Input for Low-Side W Phase
15	VFO	Fault Output
16	CFOD	Capacitor for Fault Output Duration Selection
17	Csc	Capacitor (Low-Pass Filter) for Short-Circuit Current Detection Input
18	Rsc	Resistor for Short-Circuit Current Detection
19	IN(UH)	Signal Input for High-Side U Phase
20	COM _(H)	High-Side Common Supply Ground
21	Vcc(uh)	High-Side Bias Voltage for U Phase IC
22	V _{BD(U)}	Anode of Bootstrap Diode for U Phase High-Side Bootstrap Circuit
23	V _B (U)	High-Side Bias Voltage for U Phase IGBT Driving
24	Vs(U)	High-Side Bias Voltage Ground for U Phase IGBT Driving
25	IN(VH)	Signal Input for High-Side V Phase
26	Vcc(vh)	High-Side Bias Voltage for V Phase IC
27	V _{BD} (V)	Anode of Bootstrap Diode for V Phase High-Side Bootstrap Circuit
28	V _B (v)	High-Side Bias Voltage for V Phase IGBT Driving
29	Vs(v)	High-Side Bias Voltage Ground for V Phase IGBT Driving
30	IN(WH)	Signal Input for High-Side W Phase
31	Vcc(wh)	High-Side Bias Voltage for W Phase IC
32	V _{BD} (W)	Anode of Bootstrap Diode for W Phase High-Side Bootstrap Circuit
33	V _{B(W)}	High-Side Bias Voltage for W Phase IGBT Driving
34	Vs(w)	High-Side Bias Voltage Ground for W Phase IGBT Driving

Internal Equivalent Circuit and Input/Output Pins



NOTES:

- 1. Inverter high-side is composed of three normal-IGBTs, freewheeling diodes, and one control IC for each IGBT.
- 2. Inverter low-side is composed of three sense-IGBTs, freewheeling diodes, and one control IC for each IGBT. It has gate drive and protection functions.
- 3. Inverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.

Figure 2. Internal Block Diagram

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Conditions	Rating		Unit	
INVERTER	PART					
V_{PN}	Supply Voltage	Applied between P - N _U , N _V , N _W		450		V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P – N _U , N _V , N _W		500		V
V _{CES}	Collector - Emitter Voltage			600		V
±Ι _C	Each IGBT Collector Current	T _C = 25°C, T _J ≤ 150°C (Note 4)		50		Α
±I _{CP}	Each IGBT Collector Current (Peak)	T_C = 25°C, T_J ≤ 150°C, Under 1 ms Pulse Width (Note 4)		100		Α
P _C	Collector Dissipation	T _C = 25°C per One Chip (Note 4)		192		W
T_J	Operating Junction Temperature			-40 ~ 150)	°C
CONTROL	PART					
V _{CC}	Control Supply Voltage	Applied between V _{CC(H)} , V _{CC(L)} – COM		20		V
V _{BS}	High-Side Control Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}$, $V_{B(V)} - V_{S(V)}$, $V_{B(W)} - V_{S(W)}$		20		٧
V_{IN}	Input Signal Voltage	Applied between $IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(VL)}$, $IN_{(WL)}$ – COM	-0.3 ~ V _{CC} +0.3		0.3	٧
V _{FO}	Fault Output Supply Voltage	Applied between V _{FO} – COM	-0.3 ~ V _{CC} +0.3		~ V _{CC} +0.3 V	
I _{FO}	Fault Output Current	Sink Current at V _{FO} pin	2			mA
V _{SC}	Current Sensing Input Voltage	Applied between C _{SC} – COM	-0.3 ~ V _{CC} +0.3		0.3	٧
BOOTSTRA	AP DIODE PART	•				
V_{RRM}	Maximum Repetitive Reverse Voltage			600		V
I _F	Forward Current	T _C = 25°C, T _J ≤ 150°C (Note 4)		1.0		Α
I _{FP}	Forward Current (Peak)	T_C = 25°C, T_J ≤ 150°C, Under 1 ms Pulse Width (Note 4)		2.0		Α
TJ	Operating Junction Temperature			-40 ~ 150)	°C
TOTAL SYS	STEM	•				•
V _{PN(PROT)}	Self-Protection Supply Voltage Limit (Short-Circuit Protection Capability)	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_{J} = 150^{\circ}\text{C},$ $V_{CES} < 600 \text{ V}, \text{Non-Repetitive}, < 2 \mu\text{s}$	400			V
T _C	Module Case Operation Temperature	See Figure 2	−40 ~ 125		°C	
T _{STG}	Storage Temperature		−40 ~ 125		°C	
V _{ISO}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 Minute, Connection Pins to Heat Sink Plate	2500			Vrms
THERMAL	RESISTANCE					
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$R_{th(j-c)Q}$	Junction to Case Thermal Resistance (Note 5)	Inverter IGBT Part (per 1 / 6 Module)	ı	-	0.65	°C/W
R _{th(j-c)} F	The first troops and troops are troops and troops and troops and troops and troops and troops are troops and troops and troops and troops and troops are troops and troops and troops and troops are troops and troops and troops and troops are troops and t	Inverter FWD Part (per 1 / 6 Module)	-	_	1.12	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. These values had been made an acquisition by the calculation considered to design factor.

^{5.} For the measurement point of case temperature (T_C), please refer to Figure 1.

ELECTRICAL CHARACTERISTICS (T_J = 25°C, unless otherwise specified)

Syr	nbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
INVERTE	R PART							
V _{CE}	(SAT)	Collector - Emitter Saturation Voltage	V _{CC} = V _{BS} = 15 V V _{IN} = 5 V	I _C = 50 A, T _J = 25°C	-	1.50	2.10	V
\	/ _F	FWDi Forward Voltage	V _{IN} = 0 V	I _F = 50 A, T _J = 25°C	-	1.80	2.40	V
HS	t _{ON}	Switching Times	V_{PN} = 300 V, V_{CC} = 15 V, I_{C} = 50 A T_{J} = 25°C V_{IN} = 0 V \leftrightarrow 5 V, Inductive Load		0.80	1.30	1.90	μs
	t _{C(ON)}				-	0.30	0.70	μs
	See Figure 4 (Note 6)			-	1.20	1.80	μs	
	t _{C(OFF)}		(1313 3)		-	0.15	0.55	μs
	t _{rr}				-	0.25	-	μs
LS	t _{ON}		$V_{PN} = 300 \text{ V}, V_{CC} = 15 \text{ V}, T_{J} = 25^{\circ}\text{C}$	I _C = 50 A	0.50	1.00	1.60	μs
	t _{C(ON)}		$V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}$, Inductive	e Load	-	0.30	0.70	μs
	t _{OFF}		See Figure 4 (Note 6)		-	1.20	1.80	μs
	t _{C(OFF)}				_	0.25	0.65	μs
	t _{rr}				-	0.20	_	μs
Ic	ES	Collector - Emitter Leakage Current	V _{CE} = V _{CES}		_	_	5	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. t_{ON} and t_{OFF} include the propagation delay of the internal drive IC. t_{C(ON)} and t_{C(OFF)} are the switching times of IGBT under the given gate-driving condition internally. For the detailed information, please see Figure 3.




Figure 3. Switching Time Definition




Figure 4. Example Circuit for Switching Test




Figure 5. Switching Loss Characteristics (Typical)




Figure 6. R-T Curve of Built-in Thermistor

BOOTSTRAP DIODE PART

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _F	Forward Voltage	I _F = 1.0 A, T _J = 25°C	-	2.2	-	٧
trr	Reverse-Recovery Time	$I_F = 1.0 \text{ A}, dI_F / dt = 50 \text{ A} / \mu s,$ $T_J = 25^{\circ}\text{C}$	-	80	-	ns

CONTROL PART

Symbol	Parameter	Condition	s	Min.	Тур.	Max.	Unit
I _{QCCH}	Quiescent V _{CC} Supply Current	V _{CC(UH,VH,WH)} = 15 V, IN _(UH,VH,WH) = 0 V	$\begin{split} &V_{CC(UH)} - COM_{(H)}, \\ &V_{CC(VH)} - COM_{(H)}, \\ &V_{CC(WH)} - COM_{(H)} \end{split}$	-	-	0.15	mA
I _{QCCL}		$V_{CC(L)} = 15 \text{ V},$ $IN_{(UL,VL, WL)} = 0 \text{ V}$	$V_{CC(L)} - COM_{(L)}$	-	_	5.00	mA
ГРССН	Operating V _{CC} Supply Current	V _{CC(UH,VH,WH)} = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	$\begin{split} &V_{CC(UH)} - COM_{(H)}, \\ &V_{CC(VH)} - COM_{(H)}, \\ &V_{CC(WH)} - COM_{(H)} \end{split}$	-	-	0.30	mA
I _{PCCL}		V _{CC(L)} = 15V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for Low–Side	V _{CC(L)} – COM _(L)	-	-	9.00	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15 V, IN _(UH, VH, WH) = 0 V	$egin{array}{l} V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \ V_{B(W)} - V_{S(W)} \end{array}$	ı	-	0.30	mA
I _{PBS}	Operating V _{BS} Supply Current	$\begin{split} &V_{CC} = V_{BS} = 15 \text{ V,} \\ &f_{PWM} = 20 \text{ kHz,} \\ &\text{Duty} = 50\%, \text{ Applied to one} \\ &\text{PWM Signal Input for High-Side} \end{split}$	$\begin{aligned} &V_{B(U)} - V_{S(U)}, \\ &V_{B(V)} - V_{S(V)}, \\ &V_{B(W)} - V_{S(W)} \end{aligned}$	-	-	6.50	mA
V _{FOH}	Fault Output Voltage	V_{CC} = 15 V, V_{SC} = 0 V, V_{FO} Circu	it: 4.7 kΩ to 5 V Pull-up	4.5	_	-	V
V _{FOL}		V _{CC} = 15 V, V _{SC} = 1 V, V _{FO} Circu	it: 4.7 kΩ to 5 V Pull-up	-	_	0.5	V
I _{SEN}	Sensing Current of Each Sense IGBT	V_{CC} = 15 V, V_{IN} = 5 V, R_{SC} = 0 Ω , No Connection of Shunt Resistor at $N_{U,V,W}$ Terminal	I _C = 50 A	-	20	-	mA
V _{SC(ref)}	Short Circuit Trip Level	V _{CC} = 15 V (Note 7)	CSC - COM(L)	0.43	0.50	0.57	V
I _{SC}	Short Circuit Current Level for Trip	R_{SC} = 18 Ω (±1%), No Connectio $N_{U,V,W}$ Terminal (Note 7)	n of Shunt Resistor at	_	100	-	Α
UV _{CCD}	Supply Circuit Under- Voltage	Detection Level		10.3	_	12.8	V
UV _{CCR}	Protection	Reset Level		10.8	_	13.3	V
UV _{BSD}		Detection Level		9.5	-	12.0	V
UV _{BSR}		Reset Level	Reset Level		-	12.5	V
t _{FOD}	Fault-Out Pulse Width	C _{FOD} = Open	(Note 8)	50	_	_	μs
		C _{FOD} = 2.2 nF		1.7	_	-	ms
V _{IN(ON)}	ON Threshold Voltage	Applied between $IN_{(UH,\ VH,\ WH)} - COM_{(H)}$, $IN_{(UL,\ VL,\ WL)} - COM_{(L)}$		I	-	2.6	V
V _{IN(OFF)}	OFF Threshold Voltage			0.8	-	_	V
R _{TH}	Resistance of Thermistor	at T _{TH} = 25°C	See Figure 6	-	47	_	kΩ
		at T _{TH} = 100°C	(Note 9)	-	2.9	_	kΩ


Short-circuit current protection functions only at the low-sides because the sense current is divided from main current at low-side IGBTs. Inserting the shunt resistor for monitoring the phase current at N_U, N_V, N_W terminal, the trip level of the short-circuit current is changed.
 The fault-out pulse width t_{FOD} depends on the capacitance value of C_{FOD} according to the following approximate equation: t_{FOD} = 0.8 x 10⁶ x C_{FOD} [s].
 T_{TH} is the temperature of thermistor itself. To know case temperature (T_C), conduct experiments considering the application.

RECOMMENDED OPERATING CONDITIONS

			Value			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply Voltage	Applied between P - N _U , N _V , N _W	-	300	400	V
V _{CC}	Control Supply Voltage	Applied between V _{CC(UH, VH, WH)} – COM _(H) , V _{CC(L)} – COM _(L)	14.5	15.0	16.5	V
V _{BS}	High-Side Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}$, $V_{B(V)} - V_{S(V)}$, $V_{B(W)} - V_{S(W)}$	13.5	15.0	18.5	V
dV _{CC} / dt, dV _{BS} / dt	Control Supply Variation		-1	_	1	V / μs
t _{dead}	Blanking Time for Preventing Arm – Short	For Each Input Signal	2.0	-	-	μs
f _{PWM}	PWM Input Signal	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le 125^{\circ}\text{C},$ $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$	-	-	20	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W – COM _(H, L) (Including Surge Voltage)	-5		5	V
PW _{IN(ON)}	Minimun Input Pulse Width	V _{CC} = V _{BS} = 15 V, I _C ≤ 100 A, Wiring Inductance between N _{U, V, W}	2.5	-	-	μs
PW _{IN(OFF)}	1	and DC Link N < 10nH (Note 10)	2.5	-	-	
TJ	Junction Temperature		-40	-	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

10. This product might not make right output response if input pulse width is less than the recommanded value.



11. This allowable output current value is the reference data for the safe operation of this product. This may be different from the actual application and operating condition.

Figure 7. Allowable Maximum Output Current

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	C	Conditions		Тур.	Max.	Unit
Device Flatness	See Figure 9	See Figure 9		-	+200	μm
Mounting Torque	Mounting Screw: M4	Recommended 1.0 N/m	0.9	1.0	1.5	N/m
	See Figure 10	See Figure 10 Recommended 10.1 kg/cm	9.1	10.1	15.1	kg/cm
Terminal Pulling Strength	Load 19.6 N	Load 19.6 N		_	-	S
Terminal Bending Strength	Load 9.8 N, 90 degrees E	Load 9.8 N, 90 degrees Bend		-	-	times
Weight				50	-	g




Figure 8. Flatness Measurement Position





Figure 9. Mounting Screws Torque Order

NOTES:

12. Do not over torque when mounting screws. Too much mounting torque may cause DBC cracks, as well as bolts and Al heat–sink destruction.

13. Avoid one–sided tightening stress. Figure 9 shows the recommended torque order for the mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre–screwing torque is set to 20 ~ 30% of maximum torque rating.

Time Charts of SPMs Protective Function




- a1 : Control supply voltage rises: after the voltage rises UVCCR, the circuits start to operate when the next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3: Under-voltage detection (UVccb).
- a4: IGBT OFF in spite of control input condition.
- a5 : Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFOD.
- a6: Under-voltage reset (UVccR).
- a7: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Input Signal Protection RESET SET RESET Circuit State Control UV_{BSD} b3 Supply Voltage b6 b2 b4 **Output Current** High-level (no fault output) Fault Output Signal

Figure 10. Under-Voltage Protection (Low-Side)

- b1 : Control supply voltage rises: after the voltage reaches UVBSR, the circuits start to operate when the next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3 : Under-voltage detection (UV $\hspace{-0.1cm}\text{BSD}).$
- b4: IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5 : Under-voltage reset (UVBSR).
- b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.


Figure 11. Under-Voltage Protection (High-Side)



- c1: Normal operation: IGBT ON and carrying current.
- c2 : Short-circuit current detection (SC trigger).
- c3 : All low-side IGBTs gate are hard interrupted.
- c4: All low-side IGBTs turn OFF.
- c5: Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFoD.
- c6: Input HIGH: IGBT ON state, but during the active period of fault output, the IGBT doesn't turn ON.
- c7: Fault output operation finishes, but IGBT doesn't turn on until triggering the next signal from LOW to HIGH.
- c8: Normal operation: IGBT ON and carrying current.

Figure 12. Short-Circuit Current Protection (Low-Side Operation only)

Input/Output Interface Circuit



14. RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board.

The input signal section of the Motion SPM 2 product integrates 5 kW (typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

Figure 13. Recommended MCU I/O Interface Circuit






Figure 14. Typical Application Circuit

- 15. To avoid malfunction, the wiring of each input should be as short as possible (less than 2 3 cm).
- 16. V_{FO} output is an open-drain type. This signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 2 mA. Please refer to Figure 13.
- 17. Fault out pulse width can be adjust by capacitor C₅ connected to the C_{FOD} terminal.
- 18. Input signal is active–HIGH type. There is a 5 k Ω resistor inside the IC to pull–down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. R_1C_1 time constant should be selected in the range 50 ~ 150 ns (recommended R_1 = 100 Ω , C_1 = 1 nF).
- 19. Each wiring pattern inductance of point A should be minimized (recommend less than 10 nH). Use the shunt resistor R₄ of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R₄ as close as possible.
- 20. To insert the shunt resistor to measure each phase current at N_U, N_V, N_W terminal, it makes to change the trip level I_{SC} about the short-ciruit current.
- 21. To prevent errors of the protection function, the wiring of points B, C, and D should be as short as possible. The wiring of B between C_{SC} filter and R_{SC} terminal should be divided at the point that is close to the terminal of sense resistor R₅.
- 22. For stable protection function, use the sense resistor R₅ with resistance variation within 1% and low inductance value.
- 23. In the short–circuit protection circuit, select the R₆C₆ time constant in the range 1.0 ~ 1.5 µs. R₆ should be selected with a minimum of 10 times larger resistance than sense resistor R₅. Do enough evaluaiton on the real system because short–circuit protection time may vary wiring pattern layout and value of the R₆C₆ time constant.
- 24. Each capacitor should be mounted as close to the pins of the Motion SPM 2 product as possible.
- 25. To prevent surge destruction, the wiring between the smoothing capacitor C₇ and the P & GND pins should be as short as possible. The use of a high–frequency non– inductive capacitor of around 0.1 ~ 0.22 μF between the P & GND pins is recommended.
- 26. Relays are used in most systems of electrical equipments in industrial application. In these cases, there should be sufficient distance between the MCU and the relays.
- 27. The Zener diode or transient voltage suppressor should be adapted for the protection of ICs from the surge destruction between each pair of control supply terminals (recommanded Zener diode is 22 V / 1 W, which has the lower Zener impedance characteristic than about15 Ω).
- 28. C_2 of around seven times larger than bootstrap capacitor C_3 is recommended.
- 29. Please choose the electrolytic capacitor with good temperature characteristic in C₃. Choose 0.1 ~ 0.2 μF R–category ceramic capacitors with good temperature and frequency characteristics in C₄.

SPM is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





DOCUMENT NUMBER:	98AON13565G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SPMCA-A34 / 34LD, PDD	STD, DBC DIP TYPE	PAGE 1 OF 1				

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

D) PACKAGE SURFACE VOID SHALL NOT

EXCEED 2.3 x 2.3 x 1.0mm

E) () IS REFERENCE

LAND PATTERN RECOMMENDATIONS

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative